Conductor-insulator-conductor Capacitor On Semiconductor Substrate (epo) Patents (Class 257/E29.343)
-
Patent number: 8044491Abstract: The semiconductor device according to the present invention includes a lower electrode made of a metallic material, a capacitance film made of an insulating material and laminated on the lower electrode, an upper electrode made of a metallic material, opposed to the lower electrode through the capacitance film, and having an outline smaller than that of the lower electrode in plan view along the opposed direction, and a protective film made of the same material as that of the capacitance film and laminated on the upper electrode.Type: GrantFiled: July 15, 2010Date of Patent: October 25, 2011Assignee: Rohm Co., Ltd.Inventors: Ryotaro Yagi, Yuichi Nakao, Isamu Nishimura
-
Publication number: 20110254129Abstract: Electrical components for microelectronic devices and methods for forming electrical components. One particular embodiment of such a method comprises depositing an underlying layer onto a workpiece, and forming a conductive layer on the underlying layer. The method can continue by disposing a dielectric layer on the conductive layer. The underlying layer is a material that causes the dielectric layer to have a higher dielectric constant than without the underlying layer being present under the conductive layer. For example, the underlying layer can impart a structure or another property to the film stack that causes an otherwise amorphous dielectric layer to crystallize without having to undergo a separate high temperature annealing process after disposing the dielectric layer onto the conductive layer. Several examples of this method are expected to be very useful for forming dielectric layers with high dielectric constants because they avoid using a separate high temperature annealing process.Type: ApplicationFiled: June 28, 2011Publication date: October 20, 2011Applicant: MICRON TECHNOLOGY, INC.Inventors: Rishikesh Krishnan, Dan Gealy, Vidya Srividya, Noel Rocklein
-
Publication number: 20110254130Abstract: A semiconductor device has a semiconductor substrate, a multi-layered wiring construction formed over the semiconductor device, and a metal-insulator-metal (MIM) capacitor arrangement established in the multi-layered wiring construction. The MIM capacitor arrangement includes first, second, third, fourth, fifth, and sixth electrode structures, which are arranged in order in parallel with each other at regular intervals. The first, second, fifth and sixth electrode structures are electrically connected to each other so as to define a first capacitor, and the third and fourth electrode structures are electrically connected to each other so as to define a second capacitor.Type: ApplicationFiled: June 30, 2011Publication date: October 20, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masayuki FURUMIYA, Kuniko KIKUTA, Ryota YAMAMOTO, Makoto NAKAYAMA
-
Publication number: 20110254126Abstract: In a first aspect, a method of forming a metal-insulator-metal (“MIM”) stack is provided, the method including: (1) forming a dielectric material having an opening and a first conductive carbon layer within the opening; (2) forming a spacer in the opening; (3) forming a carbon-based switching material on a sidewall of the spacer; and (4) forming a second conductive carbon layer above the carbon-based switching material. A ratio of a cross sectional area of the opening in the dielectric material to a cross sectional area of the carbon-based switching material on the sidewall of the spacer is at least 5. Numerous other aspects are provided.Type: ApplicationFiled: April 14, 2010Publication date: October 20, 2011Inventors: Franz Kreupl, Er-Xuan Ping, Jingyan Zhang, Huiwen Xu
-
Patent number: 8039922Abstract: When a positive voltage of V1 is applied to a drive capacitor with a braking voltage V2 at 0V, a moveable electrode moves toward the drive electrode, and a capacitance C of a tunable capacitor becomes smaller. When the braking voltage V2 is applied a lower portion brake electrode of the brake capacitor moves in a horizontal direction, such that the inter electrode separation distance between an upper portion brake electrode and the lower portion brake electrode becomes 0 ?m. The moveable electrode configured integrally formed with the lower portion brake electrode also moves in the horizontal direction, and the inter electrode separation distance between the moveable electrode and a fixed electrode becomes 0 ?m. Since the two electrodes make contact with each other with a dielectric layer interposed therebetween, the position of the moveable electrode can be stably maintained by frictional force between the electrodes.Type: GrantFiled: July 24, 2009Date of Patent: October 18, 2011Assignee: Oki Semiconductor Co., Ltd.Inventor: Wei Ni
-
Publication number: 20110241170Abstract: One aspect is monolithic semiconductor switches and method for manufacturing. One embodiment provides a semiconductor die with a first n-type channel FET and a second n-type channel FET. A source of the first n-type channel FET and a drain of the second n-type channel FET are electrically coupled to at least one contact area at a first side of the semiconductor die, respectively. A drain of the first n-type channel FET, a gate of the first n-type channel FET, a source of the second n-type channel FET and the gate of the second n-type channel FET are electrically coupled to contact areas at a second side of the semiconductor die opposite to the first side, respectively. The contact areas of the drain of the first n-type channel FET, of the gate of the first n-type channel FET, of the source of the second n-type channel FET and of the gate of the second n-type channel FET are electrically separated from each other, respectively.Type: ApplicationFiled: April 7, 2011Publication date: October 6, 2011Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Oliver Haeberlen, Walter Rieger, Martin Vielemeyer, Lutz Goergens, Martin Poelzl, Milko Paolucci, Johannes Schoiswohl, Joachim Krumrey, Sonja Krumrey
-
Publication number: 20110241166Abstract: A contact level in a semiconductor device may be used for providing a capacitor that may be directly connected to a transistor, thereby providing a very space-efficient capacitor/transistor configuration. For example, superior dynamic RAM arrays may be formed on the basis of the capacitor/transistor configuration disclosed herein.Type: ApplicationFiled: November 9, 2010Publication date: October 6, 2011Applicant: GLOBALFOUNDRIES INC.Inventor: Dmytro Chumakov
-
Publication number: 20110241167Abstract: Capacitors may be formed in the metallization system of semiconductor devices without requiring a modification of the hard mask patterning process for forming vias and trenches in the dielectric material of the metallization layer under consideration. To this end, a capacitor opening is formed prior to actually forming the hard mask for patterning the trench and via openings, wherein the hard mask material may thus preserve integrity of the capacitor opening and may remain as a portion of the electrode material after filling in the conductive material for the metal lines, vias and the capacitor electrode.Type: ApplicationFiled: November 9, 2010Publication date: October 6, 2011Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Feustel, Thomas Werner, Kai Frohberg
-
Publication number: 20110234016Abstract: According to one embodiment, a capacitor includes a substrate, a first electrode, a second electrode, and a first dielectric portion. The substrate includes an insulating layer and a semiconductor layer provided on the insulating layer. The semiconductor layer includes a dummy active region electrically isolated from an active region including an active element. The first electrode and the second electrode are located to oppose each other above the dummy active region. The first dielectric portion is provided between the first electrode and the second electrode.Type: ApplicationFiled: March 9, 2011Publication date: September 29, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Toshiyuki Shimizu, Masayuki Sugiura
-
Publication number: 20110227193Abstract: A capacitor includes a lower electrode formed over a semiconductor substrate; a first insulating film formed over the lower electrode; a second insulating film formed over the first insulating film; a third insulating film formed over the second insulating film; and an upper electrode formed over the third insulating film, the density of the first insulating film being greater than that of the second insulating film, and the density of the third insulating film being greater than that of the second insulating film.Type: ApplicationFiled: February 4, 2011Publication date: September 22, 2011Applicant: FUJITSU LIMITEDInventor: Kozo MAKIYAMA
-
Publication number: 20110227194Abstract: A method for forming a capacitive structure in a metal level of an interconnection stack including a succession of metal levels and of via levels, including the steps of: forming, in the metal level, at least one conductive track in which a trench is defined; conformally forming an insulating layer on the structure; forming, in the trench, a conductive material; and planarizing the structure.Type: ApplicationFiled: March 21, 2011Publication date: September 22, 2011Applicants: STMicroelectronics S.A.Inventors: Simon Jeannot, Pascal Tannhof
-
Patent number: 8021974Abstract: An improved semiconductor structure consists of interconnects in an upper interconnect level connected to interconnects in a lower interconnect level through use of a conductive protrusion located at the bottom of a via opening in an upper interconnect level, the conductive protrusion extends upward from bottom of the via opening and into the via opening. The improved interconnect structure with the conductive protrusion between the upper and lower interconnects enhances overall interconnect reliability.Type: GrantFiled: January 9, 2009Date of Patent: September 20, 2011Assignee: Internatioanl Business Machines CorporationInventors: Chih-Chao Yang, David Vaclav Horak, Takeshi Nogami, Shom Ponoth
-
Patent number: 8022504Abstract: A capacitor is formed over a semiconductor substrate. The capacitor includes a lower electrode, a capacitor dielectric film and an upper electrode in this order recited, and has an area S equal to or larger than 1000 ?m2 and L/S equal to or larger than 0.4 ?m?1, where S is an area of a capacitor region in which the lower and upper electrodes face each other across the dielectric film, and L is a total length of a circumference line of the capacitor region.Type: GrantFiled: March 17, 2009Date of Patent: September 20, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Hirotoshi Tachibana
-
Publication number: 20110210420Abstract: A semiconductor device includes an interface layer, a smooth conductive layer disposed over the interface layer, and a first insulating layer disposed over a first surface of the smooth conductive layer. A first conductive layer is disposed over the first insulating layer and the interface layer, and the first conductive layer contacts the first insulating layer. A second insulating layer is disposed over the second insulating layer and the first conductive layer, and a second conductive layer is disposed below the first conductive layer and contacts a second surface of the smooth conductive layer. The second surface of the smooth conductive layer is opposite the first surface of the smooth conductive layer. A third insulating layer is disposed over the first insulating layer and the first surface of the smooth conductive layer, and a fourth insulating layer is disposed below the second conductive layer and the interface layer.Type: ApplicationFiled: April 20, 2011Publication date: September 1, 2011Applicant: STATS CHIPPAC, LTD.Inventor: Yaojian Lin
-
Publication number: 20110204474Abstract: In a first aspect, a method of forming a memory cell is provided that includes (1) forming a metal-insulator-metal (MIM) stack, the MIM stack including (a) a first conductive carbon layer; (b) a low-hydrogen, silicon-containing carbon layer above the first conductive carbon layer; and (c) a second conductive carbon layer above the low-hydrogen, silicon-containing carbon layer; and (2) forming a steering element coupled to the MIM stack. Numerous other aspects are provided.Type: ApplicationFiled: February 24, 2010Publication date: August 25, 2011Inventors: Franz Kreupl, Jingyan Zhang, Huiwen Xu
-
Publication number: 20110204475Abstract: This disclosure provides a method of fabricating a semiconductor stack and associated device, such as a capacitor and DRAM cell. In particular, a bottom electrode has a material selected for lattice matching characteristics. This material may be created from a relatively inexpensive metal oxide which is processed to adopt a conductive, but difficult-to-produce oxide state, with specific crystalline form; to provide one example, specific materials are disclosed that are compatible with the growth of rutile phase titanium dioxide (TiO2) for use as a dielectric, thereby leading to predictable and reproducible higher dielectric constant and lower effective oxide thickness and, thus, greater part density at lower cost.Type: ApplicationFiled: November 9, 2010Publication date: August 25, 2011Applicant: Intermolecular, Inc.Inventors: Xiangxin Rui, Pragati Kumar, Hanhong Chen, Sandra Malhotra
-
Publication number: 20110204480Abstract: The present invention relates to an electronic component, that comprises, on a substrate, at least one integrated MIM capacitor, (114) an electrically insulating first cover layer (120) which partly or fully covers the top capacitor electrode (118) and is made of a lead-containing dielectric material, and a top barrier layer (122) on the first cover layer. The top barrier layer serves for avoiding a reduction of lead atoms comprised by the first cover layer under exposure of the first cover layer to a reducing substance. An electrically insulating second cover layer (124) on the top barrier layer has a dielectric permittivity smaller than that of the first cover layer establishes a low parasitic capacitance of the cover-layer structure. The described cover-layer structure with the intermediate top barrier layer allows to fabricate a high-accuracy resistor layer (126.1) on top.Type: ApplicationFiled: October 22, 2009Publication date: August 25, 2011Applicant: NXP B.V.Inventors: Aarnoud Laurens Roest, Mareike Klee, Rudiger Gunter Mauczok, Linda Van Leuken-Peters, Robertus Adrianus Maria Wolters
-
Patent number: 8004082Abstract: It is an object of the present invention to provide a technology for forming an ULSI fine copper wiring by a simpler method. An electronic component in which a thin alloy film of tungsten and a noble metal used as a barrier-seed layer for an ULSI fine copper wiring is formed on a base material, wherein the thin alloy film has a composition comprising tungsten at a ratio equal to or greater than 60 at. % and the noble metal at a ratio of equal to or greater than 5 at. % and equal to or less than 40 at. %. The noble metal is preferably one or more kinds of metals selected from the group consisting of platinum, gold, silver and palladium.Type: GrantFiled: February 19, 2009Date of Patent: August 23, 2011Assignee: Nippon Mining & Metals Co., Ltd.Inventors: Junnosuke Sekiguchi, Toru Imori
-
Publication number: 20110198724Abstract: A method of manufacturing a semiconductor device includes forming a wiring layer in a first insulating layer, forming a second insulating layer over the first insulating layer, forming a first conductive layer over the second insulating layer, forming a dielectric layer on the first conductive layer, forming a second conductive layer on the dielectric layer, selectively removing the second conductive layer to form an upper electrode on the dielectric layer, forming a first layer over the upper electrode and the dielectric layer, selectively removing the first layer, the dielectric layer, and the first conductive layer to form a lower electrode over which the dielectric layer and the first layer is entirely left, the upper electrode remaining partially over the lower electrode.Type: ApplicationFiled: April 29, 2011Publication date: August 18, 2011Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Tatsuro OSADA, Kaoru SAIGOH
-
Publication number: 20110198723Abstract: A method of forming a device associated with a via includes forming an opening or via, and forming at least a pair of conducting paths within the via. Also disclosed is a via having at pair of conducting paths therein.Type: ApplicationFiled: April 27, 2011Publication date: August 18, 2011Inventors: Todd B. Myers, Nicholas R. Watts, Eric C. Palmer, Jui Min Lim
-
Patent number: 7999351Abstract: Embodiments of a phase-stable amorphous high-? dielectric layer in a device and methods for forming the phase-stable amorphous high-? dielectric layer in a device are generally described herein. Other embodiments may be described and claimed.Type: GrantFiled: June 25, 2008Date of Patent: August 16, 2011Assignee: Intel CorporationInventors: Matthew Metz, Gilbert Dewey
-
Publication number: 20110186964Abstract: The invention includes methods of forming semiconductor constructions and methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive material within openings in an insulative material to form capacitor electrode structures. A lattice is formed in physical contact with at least some of the electrode structures, a protective cap is formed over the lattice, and subsequently some of the insulative material is removed to expose outer surfaces of the electrode structures. The lattice can alleviate toppling or other loss of structural integrity of the electrode structures, and the protective cap can protect covered portions of the insulative material from the etch. After the outer sidewalls of the electrode structures are exposed, the protective cap is removed. The electrode structures are then incorporated into capacitor constructions.Type: ApplicationFiled: March 28, 2011Publication date: August 4, 2011Applicant: ROUND ROCK RESEARCH, LLCInventor: H. Montgomery Manning
-
Patent number: 7982254Abstract: A protective film (56) having a water/hydrogen blocking function is formed so as to cover the periphery of a pad electrode (54a) while being electrically isolated from the pad electrode. A material selected in the embodiment for composing the protective film is a highly moisture-proof material having a water/hydrogen blocking function considerably superior to that of the insulating material, such as palladium (Pd) or palladium-containing material, and iridium (Ir) or iridium oxide (IrOx: typically x=2) or an iridium- or iridium oxide-containing material. An FeRAM capable of reliably preventing water/hydrogen from entering inside, and of maintaining high performance of the ferroelectric capacitor structure (30) may be realized only by a simple configuration.Type: GrantFiled: January 3, 2008Date of Patent: July 19, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Kouichi Nagai, Katsuhiro Sato, Kaoru Sugawara, Makoto Takahashi, Masahito Kudou, Kazuhiro Asai, Yukimasa Miyazaki, Kaoru Saigoh
-
Publication number: 20110169132Abstract: A semiconductor device has a capacitor element in which a capacitance dielectric film is disposed between an upper electrode film (upper electrode film, an upper electrode film) and a lower electrode film, and the lower electrode film has polycrystalline titanium nitride at least to a portion in contact with the capacitance dielectric film.Type: ApplicationFiled: January 12, 2011Publication date: July 14, 2011Applicant: Renesas Electronics CorporationInventors: Youichi Yamamoto, Naomi Fukumaki, Misato Sakamoto, Yoshitake Kato
-
Publication number: 20110163414Abstract: A semiconductor device includes a first conductive layer and conductive pillars disposed over the first conductive layer and directly contacting the first conductive layer. The semiconductor device includes an Integrated Passive Device (IPD) mounted to the first conductive layer such that the IPD is disposed between the conductive pillars. The IPD is self-aligned to the first conductive layer, and includes a metal-insulator-metal capacitor disposed over a first substrate and a wound conductive layer forming an inductor disposed over the first substrate. The semiconductor device includes a discrete capacitor mounted over the first conductive layer. The discrete capacitor is electrically connected to one of the conductive pillars. The semiconductor device includes an encapsulant disposed around the IPD, discrete capacitor, and conductive pillars, a first insulation layer disposed over the encapsulant and conductive pillars, and a second conductive layer disposed over the first insulating layer.Type: ApplicationFiled: March 15, 2011Publication date: July 7, 2011Applicant: STATS ChiPAC, Ltd.Inventors: Yaojian Lin, Haijing Cao, Kang Chen, Jianmin Fang
-
Publication number: 20110156209Abstract: In a disclosed embodiment, a stacked capacitor (100) has bottom, middle and top metal electrode layers (141A, 141B, 141C) interleaved with dielectric layers (142A, 142B) conformally disposed within holes (140A, 140B, 140C) in a protective overcoat or backend dielectric layer (110) over a top metal layer (115) of an integrated circuit (105). A top electrode (155) contacts the top metal electrode layer (141C). A bottom electrode (150) electrically couples an isolated part of the top metal electrode layer (141C) through a bottom electrode via (165A) to a first contact node (135A) in the top metal layer (115) which is in contact with the bottom metal electrode layer (141A). A middle electrode (160) electrically couples a part of the middle metal electrode layer (141B) not covered by the top metal layer (115) through a middle electrode via (165B) to a second contact node (135B) in the top metal electrode layer (115).Type: ApplicationFiled: March 8, 2011Publication date: June 30, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Byron Lovell Williams, Maxwell Walthour Lippitt, III, Betty Mercer, Scott Montgomery, Binghua Hu
-
Publication number: 20110156207Abstract: A method for producing an integrated device including an MIM capacitor. The method includes the steps of providing a functional substrate including functional circuits of the integrated device, forming a first conductive layer including a first plate of the capacitor on the functional substrate; the first plate has a first melting temperature. The method further includes depositing a layer of insulating material including a dielectric layer of the capacitor on a portion of the first conductive layer corresponding to the first plate; the layer of insulating material is deposited at a process temperature being lower than the first melting temperature. The method further includes forming a second conductive layer including a second plate of the capacitor on a portion of the layer of insulating material corresponding to the dielectric layer. In the solution according to an embodiment of the invention, the first melting temperature is higher than 500° C.Type: ApplicationFiled: December 20, 2010Publication date: June 30, 2011Applicant: STMicroelectronics S.r.l.Inventors: Alessandro Dundulachi, Antonio Molfese
-
Patent number: 7968924Abstract: In a semiconductor device comprising a capacitive element, an area of the capacitive element is reduced without impairing performance, and further, without addition of an extra step in a manufacturing process.Type: GrantFiled: September 29, 2008Date of Patent: June 28, 2011Assignee: Renesas Electronics CorporationInventor: Akihiko Sato
-
Publication number: 20110147891Abstract: A capacitor (110), wherein the capacitor (110) comprises a capacitor dielectric (112) comprising a dielectric matrix (114) of a first value of permittivity, and a plurality of nanoclusters (116) of a second value of permittivity which is larger than the first value of permittivity which are at least partially embedded in the dielectric matrix (114), wherein the plurality of nanoclusters (116) are formed in the dielectric matrix (114) by spontaneous nucleation.Type: ApplicationFiled: August 11, 2009Publication date: June 23, 2011Applicant: NXP B.V.Inventors: Yukiko Furukawa, Jinesh Balakrishna Pillai Kochupurackal, Johan Hendrik Klootwijk, Frank Pasveer
-
Publication number: 20110147890Abstract: The semiconductor device according to the present invention includes a plurality of capacitance elements. Each capacitance element has a structure obtained by holding a capacitance film made of an insulating material between first and second electrodes made of a metallic material. The first and second electrodes are so arranged as to partially overlap each other while relatively positionally deviating from each other in a direction orthogonal to the opposed direction thereof. The plurality of capacitance elements are stacked in the opposed direction.Type: ApplicationFiled: March 2, 2011Publication date: June 23, 2011Applicant: ROHM CO., LTD.Inventor: Satoshi KAGEYAMA
-
Publication number: 20110147888Abstract: Methods to form memory devices having a MIM capacitor with a recessed electrode are described. In one embodiment, a method of forming a MIM capacitor with a recessed electrode includes forming an excavated feature defined by a lower portion that forms a bottom and an upper portion that forms sidewalls of the excavated feature. The method includes depositing a lower electrode layer in the feature, depositing an electrically insulating layer on the lower electrode layer, and depositing an upper electrode layer on the electrically insulating layer to form the MIM capacitor. The method includes removing an upper portion of the MIM capacitor to expose an upper surface of the electrode layers and then selectively etching one of the electrode layers to recess one of the electrode layers. This recess isolates the electrodes from each other and reduces the likelihood of a current leakage path between the electrodes.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventors: Joseph M. Steigerwald, Nick Lindert, Steven J. Keating, Christopher J. Jezewski, Timothy E. Glassman
-
Patent number: 7964904Abstract: An FeRAM is produced by a method including the steps of forming a lower electrode layer (24), forming a first ferroelectric film (25a) on the lower electrode layer (24), forming on the first ferroelectric film (25a) a second ferroelectric film (25b) in an amorphous state containing iridium inside, thermally treating the second ferroelectric film (25b) in an oxidizing atmosphere to crystallize the second ferroelectric film (25b) and to cause iridium in the second ferroelectric film (25b) to diffuse into the first ferroelectric film (25a), forming an upper electrode layer (26) on the second ferroelectric film (25b), and processing each of the upper electrode layer (26), the second ferroelectric film (25b), the first ferroelectric film (25a), and the lower electrode layer (24) to form the capacitor structure.Type: GrantFiled: September 26, 2008Date of Patent: June 21, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Wensheng Wang
-
Publication number: 20110140238Abstract: According to an embodiment, there is provided a method for manufacturing a semiconductor device having a ferroelectric capacitor including a lower electrode, an upper electrode, and a dielectric film provided between the lower electrode and the upper electrode. The method includes firstly forming a conductive film on the lower electrode. Next, it includes forming an SRO film on the conductive film. Then, it includes performing a first thermal treatment crystallizing the SRO film. Then, it includes forming a first PZT film on the SRO film by the sputtering method and performing a second thermal treatment crystallizing the first PZT film. Then, it includes forming the second PZT film on the first PZT film by the CVD method.Type: ApplicationFiled: September 21, 2010Publication date: June 16, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuaki NATORI, Koji YAMAKAWA, Takayuki OKADA, Iwao KUNISHIMA, Hiroshi NAKAKI
-
Patent number: 7956438Abstract: A capacitor in an integrated circuit (“IC”) has a first node conductor formed in a first metal layer of the IC with a first spine extending along a first direction, a first vertical element extending from the first spine along a second direction perpendicular to the first direction. A first capital element extends along the first direction, and a first serif element extends from the capital element. The capacitor also has a second node conductor having a second spine, a second vertical element extending from the second spine toward the first spine, a second capital element, and a second serif element extending from the second capital between the first vertical element and the first serif element.Type: GrantFiled: November 21, 2008Date of Patent: June 7, 2011Assignee: Xilinx, Inc.Inventor: Patrick J. Quinn
-
Patent number: 7955944Abstract: A method of manufacturing a semiconductor device includes forming a wiring layer in a first insulating layer, forming a second insulating layer over the first insulating layer, forming a first conductive layer over the second insulating layer, forming a dielectric layer on the first conductive layer, forming a second conductive layer on the dielectric layer, selectively removing the second conductive layer to form an upper electrode on the dielectric layer, forming a first layer over the upper electrode and the dielectric layer, selectively removing the first layer, the dielectric layer, and the first conductive layer to form a lower electrode over which the dielectric layer and the first layer is entirely left, the upper electrode remaining partially over the lower electrode.Type: GrantFiled: April 15, 2009Date of Patent: June 7, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Tatsuro Osada, Kaoru Saigoh
-
Publication number: 20110115050Abstract: A semiconductor device is made by depositing an encapsulant material between first and second plates of a chase mold to form a molded substrate. A first conductive layer is formed over the molded substrate. A resistive layer is formed over the first conductive layer. A first insulating layer is formed over the resistive layer. A second insulating layer is formed over the first insulating layer, resistive layer, first conductive layer, and molded substrate. A second conductive layer is formed over the first insulating layer, resistive layer, and first conductive layer. A third insulating layer is formed over the second insulating layer and second conductive layer. A bump is formed over the second conductive layer. The first conductive layer, resistive layer, first insulating layer, and second conductive layer constitute a MIM capacitor. The second conductive layer is wound to exhibit inductive properties.Type: ApplicationFiled: November 19, 2009Publication date: May 19, 2011Applicant: STATS CHIPPAC, LTD.Inventor: Yaojian Lin
-
Patent number: 7944732Abstract: A capacitor in an integrated circuit (“IC”) has a first node plate link formed in a first metal layer of the IC electrically connected to and forming a portion of a first node of the capacitor extending along a first axis (y) and a second node plate link formed in a second metal layer of the IC extending along the axis and connected to the first node plate with a via. A third node plate link formed in the first metal layer is electrically connected to and forming a portion of a second node of the capacitor and extends along a second axis (x) of the node plate array transverse to the first node plate link, proximate to an end of the first node plate link and overlying a portion of the second node plate link.Type: GrantFiled: November 21, 2008Date of Patent: May 17, 2011Assignee: Xilinx, Inc.Inventors: Jan Lodewijk de Jong, Steven Baier
-
Patent number: 7939910Abstract: Capacitance circuits are provided disposing a lower vertical-native capacitor metal layer above a planar front-end-of-line semiconductor base substrate, planar metal bottom plates spaced a bottom plate distance from the base and top plates above the bottom plates spaced a top plate distance from the base defining metal-insulator-metal capacitors, top plate footprints disposed above the base substrate smaller than bottom plate footprints and exposing bottom plate remainder upper lateral connector surfaces; disposing parallel positive port and negative port upper vertical-native capacitor metal layers over and each connected to top plate and bottom plate upper remainder lateral connector surface. Moreover, electrical connecting of the first top plate and the second bottom plate to the positive port metal layer and of the second top plate and the first bottom to the negative port metal layer impart equal total negative port and positive port metal-insulator-metal capacitor extrinsic capacitance.Type: GrantFiled: August 6, 2010Date of Patent: May 10, 2011Assignee: International Business Machines CorporationInventors: Choongyeun Cho, Jonghae Kim, Moon J. Kim, Jean-Olivier Plouchart, Robert E. Trzcinski
-
Patent number: 7936000Abstract: A vertical transistor having a wrap-around-gate and a method of fabricating such a transistor. The wrap-around-gate (WAG) vertical transistors are fabricated by a process in which source, drain and channel regions of the transistor are automatically defined and aligned by the fabrication process, without photolithographic patterning.Type: GrantFiled: April 2, 2009Date of Patent: May 3, 2011Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Robert J. Burke, Anand Srinivasan
-
Publication number: 20110089531Abstract: A system is disclosed for IC fabrication, including seating an integrated circuit (“IC”) having at least one contact into a recess of a silicon interposer substrate, applying an insulator in liquid form to fill portions of the recess not otherwise occupied by the IC and to cover a top surface of the IC and the silicon interposer substrate, introducing the insulator to a ramped environmental temperature, holding the environmental temperature at a reflow temperature to reflow the insulator and ramping down the environmental temperature to cure the insulator.Type: ApplicationFiled: October 1, 2010Publication date: April 21, 2011Inventors: Christopher E. Hillman, Jonathan B. Hacker, Wonill Ha, Scott Newell, Lan Tran
-
Patent number: 7923343Abstract: A method for forming a capacitor of a semiconductor device includes forming a cylindrical storage node over a semiconductor substrate; depositing a first dielectric layer over the cylindrical storage node; and etching the first dielectric layer to reduce a thickness of a portion of the first dielectric layer on a protruded end of the cylindrical storage node. The method further includes depositing a second dielectric layer over the etched first dielectric layer, wherein the second dielectric layer supplements a thickness of a portion of the first dielectric layer on a bottom corner of the cylindrical storage node. Finally, a cell plate is formed over the second dielectric layer.Type: GrantFiled: December 24, 2008Date of Patent: April 12, 2011Assignee: Hynix Semiconductor Inc.Inventor: Byung Soo Eun
-
Patent number: 7923816Abstract: Provided is a semiconductor device which includes a capacitor element having a flat-plate-type lower electrode provided over a semiconductor substrate, a flat-plate-type TiN film provided over the lower electrode in parallel therewith, and a capacitor film provided between the lower electrode and the TiN film; and a first Cu plug brought into contact with the bottom surface of the lower electrode, and is composed of a metal material, wherein the capacitor film has a film which contains an organic molecule as a constituent.Type: GrantFiled: December 1, 2008Date of Patent: April 12, 2011Assignee: Renesas Electronics CorporationInventors: Ken Inoue, Tomoko Inoue
-
Patent number: 7919821Abstract: An integrated circuit includes a diffusion layer, a first poly-silicon layer, and a second poly-silicon layer. The first poly-silicon layer is located on the diffusion layer to form a transistor. The second poly-silicon includes a first section and a second section. The first section of the second poly-silicon layer is located on the first poly-silicon layer to form a capacitor. The second section of the second poly-silicon layer is located on the diffusion layer to form a resistor.Type: GrantFiled: April 9, 2008Date of Patent: April 5, 2011Assignee: NOVATEK Microelectronics Corp.Inventors: Yan-Nan Li, Hsueh-Li Chiang
-
Patent number: 7915708Abstract: A semiconductor device includes a semiconductor substrate including a main surface; a plurality of first interconnections formed in a capacitance forming region defined on the main surface and extending in a predetermined direction; a plurality of second interconnections each adjacent to the first interconnection located at an edge of the capacitance forming region, extending in the predetermined direction, and having a fixed potential; and an insulating layer formed on the main surface and filling in between each of the first interconnections and between the first interconnection and the second interconnection adjacent to each other. The first interconnections and the second interconnections are located at substantially equal intervals in a plane parallel to the main surface, and located to align in a direction substantially perpendicular to the predetermined direction.Type: GrantFiled: June 16, 2009Date of Patent: March 29, 2011Assignees: Renesas Electronics Corporation, Renesas Device Design Corp.Inventors: Takashi Okuda, Yasuo Morimoto, Yuko Maruyama, Toshio Kumamoto
-
Patent number: 7915132Abstract: The invention relates to a method for producing a capacitor arrangement, and to a corresponding capacitor arrangement, wherein the first insulating layer is formed at the surface of a carrier substrate and a first capacitor electrode with a multiplicity of interspaced first interconnects is produced in said insulating layer. Using a mask layer, partial regions of the first insulating layer are removed for the purpose of uncovering the multiplicity of first interconnects, and after the formation of a capacitor dielectric at the surface of the uncovered first interconnects, a second capacitor electrode is formed with a multiplicity of interspaced second interconnects lying between the first interconnects coated with capacitor dielectric. This additionally simplified production method enables self-aligning and cost-effective production of capacitors having a high capacitance per unit area and mechanical stability.Type: GrantFiled: September 18, 2009Date of Patent: March 29, 2011Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Helmut Tews
-
Publication number: 20110062549Abstract: An IPD semiconductor device has a capacitor formed over and electrically connected to a semiconductor die. An encapsulant is deposited over the capacitor and around the semiconductor die. A first interconnect structure is formed over a first surface of the encapsulant by forming a first conductive layer, forming a first insulating layer over the first conductive layer, and forming a second conductive layer over the first insulating layer. The second conductive layer has a portion formed over the encapsulant at least 50 micrometer away from a footprint of the semiconductor die and wound to operate as an inductor. The portion of the second conductive layer is electrically connected to the capacitor by the first conductive layer. A second interconnect structure is formed over a second surface of the encapsulant. A conductive pillar is formed within the encapsulant between the first and second interconnect structures.Type: ApplicationFiled: September 11, 2009Publication date: March 17, 2011Applicant: STATS CHIPPAC, LTD.Inventor: Yaojian Lin
-
Patent number: 7906831Abstract: One or more embodiments relate to a semiconductor device, comprising: a inductor coil including a winding; and a capacitor arrangement including at least one capacitor, the capacitor arrangement electrically coupled to the inductor coil, the footprint of the capacitor arrangement at least partially overlapping the footprint of the inductor coil.Type: GrantFiled: September 23, 2008Date of Patent: March 15, 2011Assignee: Infineon Technologies AGInventors: Peter Baumgartner, Philipp Riess
-
Publication number: 20110057239Abstract: A semiconductor device comprises a capacitor in which a lower electrode, an adhesive layer, a capacitance insulating film, and an upper electrode are provided in series. The capacitance insulating film has laminated films in which a first metal oxide film and a second metal oxide film are alternatively laminated so that the first metal oxide film contacts with the adhesive layer. The adhesive layer has thickness of 0.3 nm or more and is an oxide film including at least one element selected from element contained in the lower electrode.Type: ApplicationFiled: August 25, 2010Publication date: March 10, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Takashi ARAO
-
Patent number: 7902631Abstract: A contact plug structure for a checkerboard dynamic random access memory comprises a body portion, two leg portions connected to the body portion and a dielectric block positioned between the two leg portions. Each leg portion is electrically connected to a deep trench capacitor arranged in an S-shape manner with respect to the contact plug structure via a doped region isolated by a shallow trench isolation structure. Preferably, the body portion and the two leg portions can be made of the same conductive material selected from the group consisting of polysilicon, doped polysilicon, tungsten, copper and aluminum, while the dielectric block can be made of material selected from the group consisting of borophosphosilicate glass. Particularly, the contact plug can be prepared by dual-damascene technique. Since the overlapped area between the contact plug structure and a word line can be dramatically decreased, the bit line coupling (BLC) can be effectively reduced.Type: GrantFiled: June 30, 2008Date of Patent: March 8, 2011Assignee: Promos Technologies, Inc.Inventor: Hsueh Yi Che
-
Publication number: 20110049674Abstract: An interdigitated structure may include at least one first metal line, at least one second metal line parallel to the at least one first metal line and separated from the at least one first metal line, and a third metal line contacting ends of the at least one first metal line and separated from the at least one second metal line. The at least one first metal line does not vertically contact any metal via and at least one second metal line may vertically contact at least one metal via. Multiple layers of interdigitated structure may be vertically stacked. Alternately, an interdigitated structure may include a plurality of first metal lines and a plurality of second metal lines, each metal line not vertically contacting any metal via. Multiple instances of interdigitated structure may be laterally replicated and adjoined, with or without rotation, and/or vertically stacked to form a capacitor.Type: ApplicationFiled: August 27, 2009Publication date: March 3, 2011Applicant: International Business Machines CorporationInventors: Roger A. Booth, Jr., Douglas D. Coolbaugh, Ebenezer E. Eshun, Zhong-Xiang He