Comprising Only Group Iv-vi Or Ii-iv-vi Chalcogenide Compound (e.g., Pbsnte) (epo) Patents (Class 257/E31.029)
-
Patent number: 7884343Abstract: Memory cells are described along with methods for manufacturing. A memory cell described herein includes a bottom electrode, a top electrode overlying the bottom electrode, a via having a sidewall extending from a bottom electrode to a top electrode, and a memory element electrically coupling the bottom electrode to the top electrode. The memory element has an outer surface contacting a dielectric sidewall spacer that is on the sidewall of the via, and comprises a stem portion on the bottom electrode and a cup portion on the stem portion. A fill material is within an interior defined by an inner surface of the cup portion of the memory element.Type: GrantFiled: January 18, 2008Date of Patent: February 8, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsiang Lan Lung, Chieh-Fang Chen
-
Patent number: 7884348Abstract: A semiconductor device and a method of manufacturing the same with easy formation of a phase change film is realized, realizing high integration at the time of using a phase change film as a memory element. Between MISFET of the region which forms one memory cell, and MISFET which adjoined it, each source of MISFET adjoins in the front surface of a semiconductor substrate, insulating. And the multi-layer structure of a phase change film, and the electric conduction film of specific resistance lower than the specific resistance is formed in the plan view of the front surface of a semiconductor substrate ranging over each source of both MISFET, and a plug and a plug stacked on it. The multi-layer structure functions as a wiring extending and existing in parallel on the surface of a semiconductor substrate, and an electric conduction film sends the current of a parallel direction on the surface of a semiconductor substrate.Type: GrantFiled: April 5, 2010Date of Patent: February 8, 2011Assignee: Renesas Electronics CorporationInventors: Masahiro Moniwa, Nozomu Matsuzaki, Riichiro Takemura
-
Patent number: 7879643Abstract: Memory cells are described along with methods for manufacturing. A memory cell described herein includes a bottom electrode comprising a base portion and a pillar portion on the base portion, the pillar portion having a top surface and a width less than that of the base portion. A memory element is on the top surface of the pillar portion and comprises memory material having at least two solid phases. A top electrode is on the memory element.Type: GrantFiled: January 18, 2008Date of Patent: February 1, 2011Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7868312Abstract: A semiconductor memory device is provided in which a phase-change layer can be formed stably and electric current required to cause the phase change of the phase-change layer can be reduced. An edge portion of the phase-change layer is formed above a lower electrode. The edge portion is formed to assume a tapered shape in cross section such that the thickness of the phase-change layer varies above the contact area between the lower electrode and the phase-change layer. The tapered portion is filled with an oxide film. According to this configuration, the region in which the phase-change occurs can be restricted, and hence the phase-change layer can be heated efficiently, resulting in reduction of electric current required for heating.Type: GrantFiled: April 18, 2007Date of Patent: January 11, 2011Assignee: Elpida Memory, Inc.Inventor: Homare Sato
-
Patent number: 7868311Abstract: A phase change memory and method for fabricating the same are provided. The phase change memory element includes: a substrate; rectangle-shaped dielectric patterns formed on the substrate and parallel with each other; electric conductive patterns partially covering a first sidewall and the top surface of the dielectric pattern and the substrate to expose the first sidewall and a second sidewall of the dielectric pattern, wherein the electric conductive patterns covering the same dielectric pattern are apart from each other; a phase change spacer formed on the substrate and directly in contact with the exposed first and second sidewalls of the dielectric patterns, wherein the two adjacent electric conductive patterns covering the same dielectric pattern are electrically connected by the phase change spacer; and a dielectric layer formed on the substrate.Type: GrantFiled: September 3, 2008Date of Patent: January 11, 2011Assignee: Industrial Technology Research InstituteInventor: Chen-Ming Huang
-
Patent number: 7851776Abstract: Disclosed are a phase change RAM device and a method for fabricating a phase change RAM device, which can efficiently lower intensity of current required for changing a phase of a phase change layer. The method includes the steps of providing a semiconductor substrate formed with an insulating interlayer including a tungsten plug, forming a first oxide layer on the semiconductor substrate, forming a pad-type bottom electrode, which makes contact with the tungsten plug, in the first oxide layer, forming a second oxide layer on the first oxide layer including the bottom electrode, and forming a porous polystyrene pattern on the second oxide layer such that a predetermined portion of the second oxide layer corresponding to a center portion of the bottom electrode is covered with the porous polystyrene pattern.Type: GrantFiled: June 2, 2006Date of Patent: December 14, 2010Assignee: Hynix Semiconductor Inc.Inventors: Heon Yong Chang, Suk Kyoung Hong, Hae Chan Park
-
Patent number: 7838341Abstract: The invention provides a memory cell based on variable resistance material memory element that includes an access device having a pillar structure that may also include a protective sidewall layer. The pillar access device selects and isolates the memory cell from other memory array cells and is adapted to both self-align any memory element formed thereon, and to deliver suitable programming current to the memory element. The pillar structure is formed from one or more access device layers stacked above a wordline and below the memory element. Optional resistive layers may be selectively formed within the pillar structure to minimize resistance in the access device layer and the memory element. The pillar access device may be a diode, transistor, Ovonic threshold switch or other device capable of regulating current flow to an overlying programmable memory material.Type: GrantFiled: March 14, 2008Date of Patent: November 23, 2010Assignee: Ovonyx, Inc.Inventor: Charles H. Dennison
-
Patent number: 7838326Abstract: Provided are methods of fabricating a semiconductor device including a phase change layer. Methods may include forming a dielectric layer on a substrate, forming an opening in the dielectric layer and depositing, on the substrate having the opening, a phase change layer that contains an element that lowers a process temperature of a thermal treatment process to a temperature that is lower than a melting point of the phase change layer. Methods may include migrating a portion of the phase change layer from outside the opening, into the opening by the thermal treatment process that includes the process temperature that is lower than the melting point of the phase change layer.Type: GrantFiled: March 17, 2009Date of Patent: November 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Il Lee, Sung-Lae Cho, Ik-Soo Kim, Hye-Young Park, Do-Hyung Kim, Dong-Hyun Im
-
Patent number: 7833825Abstract: A solution of a hydrazine-based precursor of a metal chalcogenide is prepared by adding an elemental metal and an elemental chalcogen to a hydrazine compound. The precursor solution can be used to form a film. The precursor solutions can be used in preparing field-effect transistors, photovoltaic devices and phase-change memory devices.Type: GrantFiled: January 16, 2009Date of Patent: November 16, 2010Assignee: International Business Machines CorporationInventors: David B. Mitzi, Simone Raoux
-
Patent number: 7833823Abstract: A programmable resistance memory element. The active volume of memory material is made small by the presence of a small area of contact between the conductive material and the memory material. The area of contact is created by forming a region of conductive material and an intersecting sidewall layer of the memory material. The region of conductive material is preferably a sidewall layer of conductive material.Type: GrantFiled: February 7, 2008Date of Patent: November 16, 2010Assignee: Ovonyx, Inc.Inventor: Patrick Klersy
-
Patent number: 7829930Abstract: A technique that can realize high integration even for multilayered three-dimensional structures at low costs by improving the performance of the semiconductor device having recording or switching functions by employing a device structure that enables high precision controlling of the movement of ions in the solid electrolyte. The semiconductor element of the device is formed as follows; two or more layers are deposited with different components respectively between a pair of electrodes disposed separately in the vertical (z-axis) direction, then a pulse voltage is applied between those electrodes to form a conductive path. The resistance value of the path changes according to an information signal. Furthermore, a region is formed at a middle part of the conductive path. The region is used to accumulate a component that improves the conductivity of the path, thereby enabling the resistance value (rate) to response currently to the information signal.Type: GrantFiled: July 9, 2008Date of Patent: November 9, 2010Assignee: Hitachi, Ltd.Inventors: Motoyasu Terao, Hideyuki Matsuoka, Naohiko Irie, Yoshitaka Sasago, Riichiro Takemura, Norikatsu Takaura
-
Patent number: 7825396Abstract: A method is described for self-aligning a bottom electrode in a phase change random access memory PCRAM device where a top electrode serves as a mask for self-aligning etching of the bottom electrode. The bottom electrode has a top surface that is planarized by chemical mechanical polishing. The top electrode also has a top surface that is planarized by chemical mechanical polishing. A bottom electrode layer like TiN is formed over a substrate and prior to the formation of a via during subsequent process steps. A first dielectric layer is formed over the bottom electrode layer, and a second dielectric layer is formed over the first dielectric layer. A via is formed at a selected section that extends through the first and second dielectric layers.Type: GrantFiled: February 9, 2006Date of Patent: November 2, 2010Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7820997Abstract: A memory device has a sidewall insulating member with a sidewall insulating member length according to a first spacer layer thickness. A first electrode formed from a second spacer layer having a first electrode length according to a thickness of a second spacer layer and a second electrode formed from the second spacer layer having a second electrode length according to the thickness of the second spacer layer are formed on sidewalls of the sidewall insulating member. A bridge of memory material having a bridge width extends from a top surface of the first electrode to a top surface of the second electrode across a top surface of the sidewall insulating member, wherein the bridge comprises memory material.Type: GrantFiled: May 30, 2006Date of Patent: October 26, 2010Assignee: Macronix International Co., Ltd.Inventors: Erh Kun Lai, Chia Hua Ho, Kuang Yeu Hsieh
-
Patent number: 7812333Abstract: An integrated circuit includes a first electrode and a first resistivity changing material coupled to the first electrode. The first resistivity changing material has a planarized surface. The integrated circuit includes a second resistivity changing material contacting the planarized surface of the first resistivity changing material and a second electrode coupled to the second resistivity changing material. A cross-sectional width of the first resistivity changing material is less than a cross-sectional width of the second resistivity changing material.Type: GrantFiled: June 28, 2007Date of Patent: October 12, 2010Assignee: Qimonda North America Corp.Inventors: Jan Boris Philipp, Thomas Happ
-
Publication number: 20100248420Abstract: In a method for forming a light absorber layer (4) of a thin film solar cell, the absorber layer is formed from a plurality of sub-layers each of which is formed by preparing a plurality of mixtures containing Cu, Se, In and Ga in a liquid medium, a composition ratio of In to Ga being progressively increased from one mixture to another, the mixtures optionally including a mixture containing no In or Ga; applying a layer of one of the mixtures onto a back electrode layer (3) formed on a substrate (2); drying the applied layer of the mixture; and rapidly baking the dried layer of the mixture. By forming the absorber layer with a plurality of thin absorber sub-layers each having a controlled band gap, a solar cell having a large surface area can be fabricated at low cost and the efficiency of the solar cell can be improved by forming a favorable band gap gradient structure.Type: ApplicationFiled: March 23, 2010Publication date: September 30, 2010Inventors: Daisuke Okamura, Tadahiro Kubota, Katustoshi Nosaki
-
Patent number: 7803657Abstract: In methods of manufacturing a variable resistance structure and a phase-change memory device, after forming a first insulation layer on a substrate having a contact region, a contact hole exposing the contact region is formed through the first insulation layer. After forming a first conductive layer on the first insulation layer to fill up the contact hole, a first protection layer pattern is formed on the first conductive layer. The first conductive layer is partially etched to form a contact and to form a pad on the contact. A second protection layer is formed on the first protection layer pattern, and then an opening exposing the pad is formed through the second protection layer and the first protection layer pattern. After formation of a first electrode, a phase-change material layer pattern and a second electrode are formed on the first electrode and the second protection layer.Type: GrantFiled: December 30, 2009Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Hun Choi, Chang-Ki Hong, Yoon-Ho Son, Jang-Eun Heo
-
Patent number: 7795607Abstract: An apparatus comprising a substrate, an electrode coupled to the substrate, a modifiable layer coupled to the electrode, and a current focusing layer coupled to the modifiable layer. The current focusing layer comprises a conductive region and an insulating region. A method comprising forming a modifiable layer on an electrode and forming a current focusing layer on the modifiable layer.Type: GrantFiled: September 29, 2006Date of Patent: September 14, 2010Assignee: Intel CorporationInventors: Kyu S. Min, Nathan R Franklin
-
Patent number: 7795068Abstract: A storage cell, integrated circuit (IC) chip with one or more storage cells that may be in an array of the storage cells and a method of forming the storage cell and IC. Each storage cell includes a stylus, the tip of which is phase change material. The phase change tip may be sandwiched between an electrode and conductive material, e.g., titanium nitride (TiN), tantalum nitride (TaN) or n-type semiconductor. The phase change layer may be a chalcogenide and in particular a germanium (Ge), antimony (Sb), tellurium (Te) (GST) layer.Type: GrantFiled: June 10, 2008Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: David V. Horak, Chung H. Lam, Hon-Sum P. Wong
-
Patent number: 7786460Abstract: A phase change memory device comprises a photolithographically formed phase change memory cell having first and second electrodes and a phase change element positioned between and electrically coupling the opposed contact elements of the electrodes to one another. The phase change element has a width, a length and a thickness. The length, the thickness and the width are less than a minimum photolithographic feature size of the process used to form the phase change memory cell. The size of the photoresist masks used in forming the memory cell may be reduced so that the length and the width of the phase change element are each less than the minimum photolithographic feature size.Type: GrantFiled: January 9, 2007Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventors: Hsiang Lan Lung, Shih-Hung Chen
-
Patent number: 7772614Abstract: A solid electrolyte memory element comprising an inert cathode electrode, a reactive anode electrode and a solid electrolyte layer disposed between the inert cathode electrode and the reactive anode electrode, wherein the solid electrolyte layer comprises a solid electrolyte matrix having defect sites.Type: GrantFiled: March 16, 2006Date of Patent: August 10, 2010Assignee: Qimonda AGInventor: Cay-Uwe Pinnow
-
Patent number: 7767568Abstract: A phase change memory device and method of manufacturing the same is provided. A first electrode having a first surface is provided on a substrate. A second electrode having a second surface at a different level from the first surface is on the substrate. The second electrode may be spaced apart from the first electrode. A third electrode may be formed corresponding to the first electrode. A fourth electrode may be formed corresponding to the second electrode. A first phase change pattern may be interposed between the first surface and the third electrode. A second phase change pattern may be interposed between the second surface and the fourth electrode. Upper surfaces of the first and second phase change patterns may be on the same plane.Type: GrantFiled: September 28, 2007Date of Patent: August 3, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeong-Geun An, Hideki Horii, Jong-Chan Shin, Dong-Ho Ahn, Jun-Soo Bae, Jeong-Hee Park
-
Patent number: 7767499Abstract: A method is disclosed to form an upward-pointing p-i-n diode formed of deposited silicon, germanium, or silicon-germanium. The diode has a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The top heavily doped p-type region is doped with arsenic, and the semiconductor material of the diode is crystallized in contact with an appropriate silicide, germanide, or silicide-germanide. A large array of such upward-pointing diodes can be formed with excellent uniformity of current across the array when a voltage above the turn-on voltage of the diodes is applied. This diode is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: March 27, 2007Date of Patent: August 3, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7759668Abstract: A memory device includes first and second electrodes and a phase-changeable material region disposed between the first and second electrodes and including first and second portions contacting respective ones of the first and second electrodes and a third portion interconnecting the first and second portions and configured to preferentially heat with respect to the first and second portions responsive to a current passing between the first and second electrodes. The first and second portions of the phase-changeable material region may contact respective ones of the first and second electrodes at respective first and second electrode contact surfaces and the third portion may have a cross-sectional area that is less than areas of each of the first and second contact surfaces. For example, the third portion may include a filament portion extending between the first and second portions.Type: GrantFiled: August 24, 2007Date of Patent: July 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Ho Ahn
-
Patent number: 7745809Abstract: Embodiments of the present invention provide an apparatus comprising a substrate comprising an emitter layer and at least one emitter interface adjacent to the emitter layer, and a metal protective layer on a top surface of the at least one emitter interface. A method of manufacturing such an apparatus is also disclosed. The method may include performing plasma nitridation directed at column micro-trench strips. Other embodiments are also described.Type: GrantFiled: April 3, 2008Date of Patent: June 29, 2010Assignee: Marvell International Ltd.Inventors: Pantas Sutardja, Albert Wu, Chien-Chuan Wei, Runzi Chang, Winston Lee, Peter Lee
-
Patent number: 7745231Abstract: A phase change memory cell and methods of fabricating the same are presented. The memory cell includes a variable resistance region and a top and bottom electrode. The shapes of the variable resistance region and the top electrode are configured to evenly distribute a current with a generally hemispherical current density distribution around the first electrode.Type: GrantFiled: April 17, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventors: Jun Liu, Mike Violette
-
Patent number: 7728352Abstract: A damascene approach may be utilized to form an electrode to a lower conductive line in a phase change memory. The phase change memory may be formed of a plurality of isolated memory cells, each including a phase change memory threshold switch and a phase change memory storage element.Type: GrantFiled: June 6, 2008Date of Patent: June 1, 2010Assignee: Ovonyx, Inc.Inventor: Charles H. Dennison
-
Patent number: 7714314Abstract: A semiconductor device and a method of manufacturing the same with easy formation of a phase change film is realized, realizing high integration at the time of using a phase change film as a memory element. Between MISFET of the region which forms one memory cell, and MISFET which adjoined it, each source of MISFET adjoins in the front surface of a semiconductor substrate, insulating. And the multi-layer structure of a phase change film, and the electric conduction film of specific resistance lower than the specific resistance is formed in the plan view of the front surface of a semiconductor substrate ranging over each source of both MISFET, and a plug and a plug stacked on it. The multi-layer structure functions as a wiring extending and existing in parallel on the surface of a semiconductor substrate, and an electric conduction film sends the current of a parallel direction on the surface of a semiconductor substrate.Type: GrantFiled: July 10, 2007Date of Patent: May 11, 2010Assignee: Renesas Technology Corp.Inventors: Masahiro Moniwa, Nozomu Matsuzaki, Riichiro Takemura
-
Patent number: 7714312Abstract: A memory cell device includes a first electrode, phase-change material adjacent the first electrode, a second electrode adjacent the phase-change material, a diffusion barrier adjacent the phase-change material, and isolation material adjacent the diffusion barrier for thermally isolating the phase-change material. The diffusion barrier prevents diffusion of the phase-change material into the isolation material.Type: GrantFiled: April 20, 2007Date of Patent: May 11, 2010Assignee: Qimonda AGInventor: Thomas Happ
-
Patent number: 7700485Abstract: Non-volatile, resistance variable memory devices, integrated circuit elements, and methods of forming such devices are provided. According to one embodiment of a method of the invention, a memory device can be fabricated by depositing a chalcogenide material onto a first (lower) electrode, sputter depositing a thin diffusion layer of a conductive material over the chalcogenide material, diffusing metal from the diffusion layer into the chalcogenide material resulting in a metal-comprising resistance variable material, and then plating a conductive material to a desired thickness to form a second (upper) electrode.Type: GrantFiled: October 15, 2007Date of Patent: April 20, 2010Assignee: Micron Technology, Inc.Inventor: Rita J. Klein
-
Patent number: 7696018Abstract: Phase change devices, and particularly multi-terminal phase change devices, include first and second active terminals bridged together by a phase-change material whose conductivity can be modified in accordance with a control signal applied to a control electrode. This structure allows an application in which an electrical connection can be created between the two active terminals, with the control of the connection being effected using a separate terminal or terminals. Accordingly, the resistance of the heater element can be increased independently from the resistance of the path between the two active terminals. This allows the use of smaller heater elements thus requiring less current to create the same amount of Joule heating per unit area. The resistance of the heating element does not impact the total resistance of the phase change device.Type: GrantFiled: May 7, 2008Date of Patent: April 13, 2010Assignee: Agate Logic, Inc.Inventors: Antonietta Oliva, Louis Charles Kordus, II, Narbeh Derharcobian, Vei-Han Chan, Thomas E. Stewart, Jr.
-
Patent number: 7696507Abstract: A storage node may include a bottom electrode contact layer, a phase change layer connected to the bottom electrode contact layer, and a top electrode layer connected to the phase change layer. The bottom electrode contact layer may protrude toward the phase change layer. A phase change memory device may include a switching device and the storage node. The switching device may be connected to the bottom electrode contact layer. A method of manufacturing the storage node may include forming a via hole in an insulating interlayer, at least partially filling the via hole to form a bottom electrode contact layer, protruding the bottom electrode contact layer from the via hole, and forming a phase change layer that covers the bottom electrode contact layer. A method of manufacturing a phase change memory device may include forming the switching device on a substrate and manufacturing the storage node.Type: GrantFiled: October 18, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yoon-ho Khang, Ki-joon Kim, Dong-seok Suh
-
Patent number: 7692272Abstract: A non-volatile memory element comprises a bottom electrode 12; a top electrode 15; and a recording layer 13 containing phase change material and a block layer 14 that can block phase change of the recording layer 13, provided between the bottom electrode 12 and the top electrode 15. The block layer 14 is constituted of material having an electrical resistance that is higher than that of material constituting the recording layer 13. The block layer 14 suppresses the radiation of heat towards the top electrode 15 and greatly limits the phase change region when a write current is applied. The result is a high heating efficiency. The top electrode 15 itself can be used to constitute a bit line, or a separate bit line can be provided.Type: GrantFiled: January 19, 2006Date of Patent: April 6, 2010Assignee: Elpida Memory, Inc.Inventors: Isamu Asano, Natsuki Sato, Wolodymyr Czubatyj, Jeffrey P. Fournier
-
Patent number: 7679075Abstract: A phase change memory array is disclosed, comprising a first cell having a patterned phase change layer, and a second cell having a patterned phase change layer, wherein the patterned phase change layer of the first cell and the patterned phase change layer of the second cell are disposed at different layers.Type: GrantFiled: January 25, 2008Date of Patent: March 16, 2010Assignees: Industrial Technology Research Institute, Powerchip Semiconductor Corp., Nanya Technology Corporation, ProMOS Technologies Inc., Winbond Electronics Corp.Inventor: Te-Sheng Chao
-
Patent number: 7679074Abstract: An integrated circuit includes a contact and a first electrode coupled to the contact. The first electrode includes at least two electrode material layers. The at least two electrode material layers include different materials. The integrated circuit includes a second electrode and a resistivity changing material between the first electrode and the second electrode.Type: GrantFiled: June 22, 2007Date of Patent: March 16, 2010Assignee: Qimonda North America Corp.Inventors: Jan Boris Philipp, Thomas Happ
-
Patent number: 7671353Abstract: An integrated circuit includes a bottom electrode, a top electrode, resistivity changing material between the bottom electrode and the top electrode, and a contact contacting the top electrode. The contact includes a bottom and sidewalls. The integrated circuit includes first material between the sidewalls of the contact.Type: GrantFiled: June 4, 2007Date of Patent: March 2, 2010Assignee: Qimonda North America Corp.Inventors: Jan Boris Philipp, Thomas Happ
-
Patent number: 7670887Abstract: A field-effect transistor includes source, drain, and gate electrodes; a crystalline or polycrystalline layer of inorganic semiconductor; and a dielectric layer. The layer of inorganic semiconductor has an active channel portion physically extending from the source electrode to the drain electrode. The inorganic semiconductor has a stack of 2-dimensional layers in which intra-layer bonding forces are covalent and/or ionic. Adjacent ones of the layers are bonded together by forces substantially weaker than covalent and ionic bonding forces. The dielectric layer is interposed between the gate electrode and the layer of inorganic semiconductor material. The gate electrode is configured to control a conductivity of an active channel part of the layer of inorganic semiconductor.Type: GrantFiled: April 4, 2007Date of Patent: March 2, 2010Assignees: Alcatel-Lucent USA Inc., Rutgers, The State University of New JerseyInventors: Ernst Bucher, Michael E. Gershenson, Christian Kloc, Vitaly Podzorov
-
Patent number: 7663132Abstract: A resistance change memory device including a substrate, first and second wiring lines formed above the substrate to be insulated from each other and memory cells disposed between the first and second wiring lines, wherein the memory cell includes: a variable resistance element for storing as information a resistance value; and a Schottky diode connected in series to the variable resistance element. The variable resistance element has a recording layer formed of a first composite compound expressed by AxMyOz (where “A” and “M” are cation elements different from each other; “O” oxygen; and 0.5?x?1.5, 0.5?y?2.5 and 1.5?z?4.5) and a second composite compound containing at least one transition element and a cavity site for housing a cation ion.Type: GrantFiled: June 12, 2007Date of Patent: February 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Koichi Kubo
-
Patent number: 7652279Abstract: A switching circuit configured for controlling static power consumption in integrated circuits includes a plurality of three-terminal, phase change material (PCM) switching devices connected between a voltage supply terminal and a corresponding sub-block of integrated circuit logic. Each of the PCM switching devices further includes a PCM disposed in contact between a first terminal and a second terminal, a heating device disposed in contact between the second terminal and a third terminal, the heating device positioned proximate the PCM, and configured to switch the conductivity of a transformable portion of the PCM between a lower resistance crystalline state and a higher resistance amorphous state; and an insulating layer configured to electrically isolate the heater from said PCM material, and the heater from the first terminal.Type: GrantFiled: May 19, 2008Date of Patent: January 26, 2010Assignee: International Business Machines CorporationInventors: Lia Krusin-Elbaum, Dennis M. Newns, Matthew R. Wordeman
-
Patent number: 7646006Abstract: A switching circuit configured for controlling static power consumption in integrated circuits includes a plurality of three-terminal, phase change material (PCM) switching devices connected between a voltage supply terminal and a corresponding sub-block of integrated circuit logic. Each of the PCM switching devices further includes a PCM disposed in contact between a first terminal and a second terminal, a heating device disposed in contact between the second terminal and a third terminal, the heating device positioned proximate the PCM, and configured to switch the conductivity of a transformable portion of the PCM between a lower resistance crystalline state and a higher resistance amorphous state; and an insulating layer configured to electrically isolate the heater from said PCM material, and the heater from the first terminal.Type: GrantFiled: March 30, 2006Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Lia Krusin-Elbaum, Dennis M. Newns, Matthew R. Wordeman
-
Patent number: 7642549Abstract: A Phase Change Memory (PCM) cell structure comprises both a lower electrode composed of a PCM layer and a conductive encapsulating upper electrode layer. The PCM layer is protected from damage by the conductive encapsulating layer. Electrical isolation between adjacent PCM cells is provided by high electrical resistance regions which were formed by modifying the conductivity of both the PCM layer and the conductive encapsulating upper electrode layer subsequent to deposition thereof.Type: GrantFiled: March 19, 2009Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: John Christopher Arnold, Tricia Breen Carmichael
-
Patent number: 7638787Abstract: A phase changeable memory cell array region includes a lower interlayer insulating layer disposed on a semiconductor substrate. The region also includes a plurality of conductive plugs disposed through the lower interlayer insulating layer. The region also includes a phase changeable material pattern operably disposed on the lower interlayer insulating layer, the phase changeable pattern covering at least two of the plurality of conductive plugs, wherein the phase changeable material pattern includes a plurality of first regions in contact with one or more of the plurality of conductive plugs and at least one second region interposed between the plurality of the first regions, wherein the at least one second region has a lower thermal conductivity than the plurality of first regions. The phase changeable memory cell array region also includes an upper interlayer insulating layer covering at least one of the phase changeable material pattern and the lower interlayer insulating layer.Type: GrantFiled: October 16, 2006Date of Patent: December 29, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeong-Geun An, Hideki Horii, Sang-Yeol Kang
-
Patent number: 7612359Abstract: A dielectric layer is formed on a region of a microelectronic substrate. A sacrificial layer is formed on the dielectric layer, and portions of the sacrificial layer and the dielectric layer are removed to form an opening that exposes a portion of the region. A conductive layer is formed on the sacrificial layer and in the opening. Portions of the sacrificial layer and the conductive layer on the dielectric layer are removed to leave a conductive plug in the dielectric layer and in contact with the region. Removal of the sacrificial layer and portions of the conductive layer on the dielectric layer may include polishing to expose the sacrificial layer and to leave a conductive plug in the sacrificial layer and the dielectric layer, etching the sacrificial layer to expose the dielectric layer and leave a portion of the conductive plug protruding from the dielectric layer, and polishing to remove the protruding portion of the conductive plug.Type: GrantFiled: September 25, 2007Date of Patent: November 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Suk-Hun Choi, Yoon-Ho Son, Sung-Lae Cho, Joon-Sang Park
-
Patent number: 7595218Abstract: Programmable resistive RAM cells have a resistance that depends on the size of the programmable resistive elements. Manufacturing methods and integrated circuits for programmable resistive elements with uniform resistance are disclosed that have a cross-section of reduced size compared to the cross-section of the interlayer contacts.Type: GrantFiled: July 31, 2006Date of Patent: September 29, 2009Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh Kun Lai, Kuang Yeu Hsieh
-
Patent number: 7589367Abstract: A line layout structure and method in a semiconductor memory device having a hierarchical structure are provided. In a semiconductor memory device having a global word line and a local word line, and a global bit line and a local bit line, and individually disposing all of the global word line, the local word line, the global bit line and the local bit line at conductive layers among at least three layers; at least two of the global word line, the local word line, the global bit line and the local bit line are together disposed in parallel on one conductive layer. Signal lines constituting a semiconductor memory device are disposed in a hierarchical structure, whereby a semiconductor memory device advantageously having high integration, high speed and high performance may be obtained.Type: GrantFiled: December 27, 2005Date of Patent: September 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyung-Rok Oh, Sang-Beom Kang, Du-Eung Kim
-
Patent number: 7589344Abstract: In a semiconductor device, a phase change layer is formed as a side wall and is therefore reduced in volume. Even if the number of times of rewriting is small, the phase change layer is entirely used as a phase change region. Therefore, the phase change region is not increased in volume even if the number of times of rewriting is increased. Since the volume of the phase change region is not changed, an electric current level required for rewriting is constant. Thus, the semiconductor device having a memory cell capable of carrying out stable rewriting is obtained.Type: GrantFiled: July 21, 2006Date of Patent: September 15, 2009Assignee: Elpida Memory, Inc.Inventor: Natsuki Sato
-
Patent number: 7586777Abstract: A PCRAM memory device having a chalcogenide glass layer, preferably comprising antimony selenide having a stoichometric formula of about Sb2Se3, and a metal-chalcogenide layer and methods of forming such a memory device.Type: GrantFiled: March 7, 2008Date of Patent: September 8, 2009Assignee: Micron Technology, Inc.Inventor: Kristy A. Campbell
-
Patent number: 7579210Abstract: An electronic device including a planar segmented contact. A method for forming the device includes depositing a first insulator on a substrate, forming an opening in the first insulator, disposing a conductive material in the opening where the conductive material defines two or more conductive regions, forming a second insulator over the conductive layer, removing a portion of the second insulator to expose less than all of the conductive regions, recessing at least one of the exposed conductive regions, forming a third insulator over the recessed conductive region, and planarizing to expose at least one of the non-recessed conductive regions without exposing a recessed conductive region. An electrically stimulable material may then be formed over an exposed non-recessed conductive region.Type: GrantFiled: March 25, 2008Date of Patent: August 25, 2009Assignee: Ovonyx, Inc.Inventor: Guy Wicker
-
Patent number: 7579616Abstract: A semiconductor structure that includes two programmable vias each of which contains a phase change material that is integrated with a heating material. In particular, the present invention provides a structure in which two programmable vias, each containing a phase change material, are located on opposing surfaces of a heating material. Each end portion of an upper surface of the heating material is connected to a metal terminal. These metal terminals, which are in contact with the end portions of the upper surface of the heating material, can be each connected to an outside component that controls and switches the resistance states of the two programmable vias. The two programmable vias of the inventive structure are each connected to another metal terminal. These metal terminals that are associated with the programmable vias can be also connected to a circuit block that may be present in the structure.Type: GrantFiled: April 10, 2007Date of Patent: August 25, 2009Assignee: International Business Machines CorporationInventors: Kuan-Neng Chen, Chung H. Lam
-
Patent number: 7575950Abstract: A semiconductor device having improved performance and improvement manufacturing yield is provided. After a semiconductor integrated circuit including a phase change memory and a nonvolatile memory other than a phase change memory is formed in a semiconductor substrate, an inspection step such as a probe inspection is performed. In accordance with the result of the inspection, data is stored in the nonvolatile memory other than a phase change memory. At this stage, the data is not stored in the phase change memory. Then, the semiconductor substrate is cut by dicing or the like into separate pieces corresponding to individual semiconductor chips. Each of the separate pieces of semiconductor chips is packaged.Type: GrantFiled: January 26, 2006Date of Patent: August 18, 2009Assignee: Renesas Technology Corp.Inventor: Kazuyoshi Shiba
-
Patent number: 7569417Abstract: A phase changeable material layer usable in a semiconductor memory device and a method of forming the same are disclosed.Type: GrantFiled: February 14, 2006Date of Patent: August 4, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Il Lee, Choong-Man Lee, Sung-Lae Cho, Young-Lim Park