Diode Or Charge-coupled Device (ccd) (epo) Patents (Class 257/E31.084)
-
Publication number: 20100173444Abstract: A manufacturing method of a photoelectric conversion device comprises a first step of forming a gate electrode, a second step of forming a semiconductor region of a first conductivity type, a third step of forming an insulation film, and a fourth step of forming a protection region of a second conductivity type, which is the opposite conductivity type to the first conductivity type, by implanting ions in the semiconductor region using the gate electrode of the transfer transistor and a portion covering a side face of the gate electrode of the transfer transistor of the insulation film as a mask in a state in which the semiconductor substrate and the gate electrode of the transfer transistor are covered by the insulation film, and causing a portion of the semiconductor region of the first conductivity type from which the protection region is removed to be the charge accumulation region.Type: ApplicationFiled: November 20, 2009Publication date: July 8, 2010Applicant: CANON KABUSHIKI KAISHAInventors: Ryuichi Mishima, Mineo Shimotsusa, Hiroaki Naruse
-
Patent number: 7704776Abstract: Embodiments relate to an image sensor and a method for manufacturing an image sensor that may prevent a photoresist pattern from remaining on gates by forming a floating diffusion area faster than the gates. According to embodiments, since the gates may not be influenced by an ion implantation process, current characteristics and operation reliability may be enhanced. According to embodiments, the method may include forming dummy ion implantation mask patterns for forming a floating diffusion area over an epitaxial layer and forming an ion implantation mask pattern over the epitaxial layer and at least a portion of the dummy ion implantation mask patterns, so as to form the floating diffusion area by performing an ion implantation process.Type: GrantFiled: November 7, 2007Date of Patent: April 27, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Jeong-Su Park
-
Patent number: 7701030Abstract: In a photodiode formed by a region of a first type inside a region of a second type, of a semiconductor substrate, the region of the first type includes a first zone including a dopant of the first type having a first concentration and a first depth. The region of the first type also has a second zone adjacent to the first zone in the dopant of the first type has a second concentration higher than the first concentration and a second depth smaller than the first depth. A method for making such a diode is also disclosed.Type: GrantFiled: December 24, 2007Date of Patent: April 20, 2010Assignee: STMicroelectronics SAInventor: Francois Roy
-
Patent number: 7645646Abstract: In the manufacture of an electronic device such as an active matrix display, a vertical amorphous PIN photodiode or similar thin-film diode (D) is advantageously integrated with a polysilicon TFT (TFT1, TFT2) in a manner that permits a good degree of optimization of the respective TFT and diode properties while being compatible with the complex pixel context of the display. High temperature processes for making the active semiconductor film (10) of the TFT more crystalline than an active semiconductor film (40) of the diode and for forming the source and drain doped regions (s1,s2, d1,d2) of the TFT are carried out before depositing the active semiconductor film (40) of the diode. Thereafter, the lateral extent of the diode is defined by etching while protecting with an etch-stop film (30) an interconnection film (20) that can provide a doped bottom electrode region (41) of the diode as well as one of the doped regions (s2, g1) of the TFT.Type: GrantFiled: August 6, 2003Date of Patent: January 12, 2010Assignee: Koninklijke Philips Electronics N.V.Inventor: Nigel D. Young
-
Publication number: 20090242949Abstract: A carbon-containing semiconductor layer is formed on exposed surfaces of a p-doped semiconductor layer abutting sidewalls of a shallow trench. Following formation of a dielectric layer on the carbon-containing semiconductor layer, a surface pinning layer having a p-type doping is formed underneath the carbon-containing semiconductor layer. A shallow trench isolation structure and a photodiode are subsequently formed. Diffusion of defects directly beneath the shallow trench isolation structure, now contained in the carbon-containing semiconductor layer, is suppressed. Further, boron diffusion into the shallow trench isolation structure and into the photodiode is also suppressed by the carbon-containing semiconductor layer, providing reduction in dark current and enhancement of performance of the photodiode.Type: ApplicationFiled: March 27, 2008Publication date: October 1, 2009Applicant: International Business Machines CorporationInventors: James W. Adkisson, Rajendran Krishnasamy
-
Patent number: 7585694Abstract: Provided is a manufacturing method of a CCD solid-state imaging device having such an impurity concentration distribution with which shading is reduced and formation of a buried channel endowed with a large saturation signal charge amount is made possible. The manufacturing method includes: an oxide layer forming step of forming an oxide layer (12) on a semiconductor substrate (11); an ion implantation step of performing ion implantation through the oxide layer (12) to the semiconductor substrate (11) thereby forming a well in a position corresponding to a charge transfer portion; and an insulation layer forming step of performing insulation layer forming processing to the oxide layer (12) having undergone the ion implantation step, at least in a position corresponding to the well.Type: GrantFiled: March 22, 2006Date of Patent: September 8, 2009Assignee: Panasonic CorporationInventor: Akira Tsukamoto
-
Patent number: 7563666Abstract: Semiconductor structures and methods of making a vertical diode structure are provided. The vertical diode structure may have associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer may be formed over the interior surface of the diode opening and contacting the active region. The diode opening may initially be filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that may be heavily doped with a first type dopant and a bottom portion that may be lightly doped with a second type dopant. The top portion may be bounded by the bottom portion so as not to contact the titanium silicide layer. In one embodiment of the vertical diode structure, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.Type: GrantFiled: October 9, 2007Date of Patent: July 21, 2009Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Tyler A. Lowrey, Trung Tri Doan, Raymond A. Turi, Graham R. Wolstenholme
-
Patent number: 7557390Abstract: A solid image capturing element comprising a plurality of vertical shift registers arranged to each correspond to a column of a plurality of light receiving pixels in a matrix arrangement, a horizontal shift register provided on an output side of the plurality of vertical shift registers, and an output section provided on an output side of the horizontal shift register. In this solid image capturing element, a reverse conductive semiconductor region is formed over one major surface of one conductive semiconductor substrate, the plurality of light receiving pixels, the plurality of vertical shift registers, the horizontal shift register, and the output section are formed in the semiconductor region, and a portion of the semiconductor region where the output section is formed has a higher dopant concentration than the portion of the semiconductor region where the horizontal shift register is formed.Type: GrantFiled: October 17, 2003Date of Patent: July 7, 2009Assignee: Sanyo Electric co., Ltd.Inventors: Yoshihiro Okada, Yuzo Otsuru
-
Publication number: 20090045441Abstract: A CMOS image sensor package is disclosed. The CMOS image sensor package includes: a substrate, on which a pre-designed circuit pattern is formed, and in which a cavity is formed; a pixel array sensor, which is electrically connected with the circuit pattern and stacked on one side of the substrate; and a control chip, which is electrically connected with the circuit pattern and held within the cavity. According to certain aspects of the invention, the CMOS image sensor chip can be separated into the pixel array sensor and the control chip, with the control chip and passive components embedded in cavities formed in the substrate, so that the size of the chip mounted on the substrate may be reduced, and consequently the overall size of the CMOS image sensor package may be reduced.Type: ApplicationFiled: March 27, 2008Publication date: February 19, 2009Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Young Do Kweon, Sung Yi, Hong-Won Kim
-
Patent number: 7482665Abstract: A photo diode includes a buried layer of first conductivity type, an epitaxial layer of first conductivity type and an epitaxial layer second conductivity type which are sequentially formed on a semiconductor substrate, a doped shallow junction layer of second conductivity type which is formed using a solid state diffusion process from a surface region to an internal region of the epitaxial layer of second conductivity type, and a silicon oxide film pattern and a silicon nitride film pattern which are sequentially formed on the shallow junction layer.Type: GrantFiled: April 1, 2005Date of Patent: January 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Kye-won Maeng, Sung-ryoul Bae
-
Publication number: 20090001427Abstract: A pixel sensor structure, method of manufacture and method of operating. Disclosed is a buffer pixel cell comprising a barrier region for preventing stray charge carriers from arriving at a dark current correction pixel cell. The buffer pixel cell is located in the vicinity of the dark current correction pixel cell and the buffer pixel cell resembles an active pixel cell. Thus, an environment surrounding the dark current correction pixel cell is similar to the environment surrounding an active pixel cell.Type: ApplicationFiled: June 29, 2007Publication date: January 1, 2009Inventors: James W. Adkisson, John J. Ellis-Monaghan, Jeffrey P. Gambino, Mark D. Jaffe
-
Publication number: 20080280388Abstract: A CCD type solid-state imaging device is provided and includes: photodiodes (PD) in a light receiving area of a semiconductor substrate; vertical charge transfer paths; a horizontal charge transfer path; channel stops including linear high density impurity regions for separating mutually adjoining sets from each other, each set including a PD array and a vertical charge transfer path; a first light-shielding film which is stacked on the light receiving area and has openings in the respective PDs, and also to which a control pulse voltage is applied; a second light-shielding film spaced from the first light-shielding film for covering a connecting portion between the horizontal charge transfer path and light receiving area; and a contact portion of a high density impurity region for connecting the channel stops to the second light-shielding film and also for applying a reference potential to the channel stops.Type: ApplicationFiled: March 28, 2008Publication date: November 13, 2008Inventors: Kenji Ishida, Masanori Nagase
-
Patent number: 7449730Abstract: A nitride-based semiconductor device includes a diode provided on a semiconductor substrate. The diode contains a first nitride-based semiconductor layer made of non-doped AlXGa1-XN (0?X<1); a second nitride-based semiconductor layer made of non-doped or n-type AlYGa1-YN (0<Y?1, X<Y) having a lattice constant smaller than that of the first nitride-based semiconductor layer; a first electrode formed on the second nitride-based semiconductor layer; a second electrode formed on the second nitride-based semiconductor layer; and an insulating film that covers the second nitride-based semiconductor layer below a peripheral portion of the first electrode. In the diode, a recess structure portion is formed at a position near the peripheral portion of the first electrode on the second nitride-based semiconductor layer, and the first electrode covers the second nitride-based semiconductor layer and at least a part of the insulating film.Type: GrantFiled: November 29, 2006Date of Patent: November 11, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Masahiko Kuraguchi
-
Publication number: 20080272413Abstract: In order to detect light with in particular a high blue component, the inversion zone and the space charge zone of a CMOS-like structure are used. In conjunction with an at least partly transparent gate electrode, in particular a transparent conductive oxide or a patterned gate electrode, it becomes possible to absorb the short-wave component of incident light within the inversion zone and to reliably conduct away the generated charge carrier pairs to first and second contacts. During operation, a control voltage is applied to the gate electrode with a magnitude that generates a continuous inversion zone below the optionally patterned gate electrode.Type: ApplicationFiled: January 26, 2006Publication date: November 6, 2008Inventors: Hubert Enichlmair, Jochen Kraft, Georg Rohrer
-
Patent number: 7432578Abstract: A photosensitive device is disclosed which comprises a semiconductor substrate, at least one reverse biased device, such as a P-N junction diode formed in the semiconductor substrate, and at least one photosensitive layer disposed above the semiconductor substrate and substantially covering the reverse biased device, the photosensitive layer releasing electrons and holes when struck by photons, wherein the photon generated electrons and holes in the photosensitive layer reach the reverse biased device and create a combination current therein when a light shines thereon.Type: GrantFiled: April 24, 2007Date of Patent: October 7, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Shou-Gwo Wuu
-
Publication number: 20080218755Abstract: Biomolecules in solid or liquid form are targeted with a UV beam of about 260 nm that is attenuated by absorption in the biomolecules. The attenuated light passes through a UV transmissive window and partly discharges an underlying floating gate EPROM device. The incremental partial discharge of the floating gate device alters the threshold voltage of the device and is read by an analog output amplifier. Variation in threshold voltage of the device is measured with respect to the extent of optical absorption by the biomolecules resulting in photometric data. A biomolecule target array can be fabricated as an X-Y array in a chip or wafer over an array of correspondingly spaced EPROM devices with control devices forming cells with each cell separately readable.Type: ApplicationFiled: March 8, 2007Publication date: September 11, 2008Applicant: ATMEL CORPORATIONInventor: Bohumil Lojek
-
Publication number: 20080185619Abstract: A multicolor CMOS pixel sensor formed in a p-type semiconductor region includes a first detector formed from an n-type region of semiconductor material located near the surface of the p-type region. A first pinned p-type region is formed at the surface of the p-type region over the first detector, and has a surface portion extending past an edge of the pinned p-type region. A second detector is formed from an n-type region located in the p-type semiconductor region below the first detector. A second-detector n-type deep contact plug is in contact with the second detector and extends to the surface of the p-type semiconductor region. A second pinned p-type region is formed at the surface of the p-type semiconductor region over the top of the second-detector n-type deep contact plug. A surface portion of the second-detector deep contact plug extends past an edge of the second pinned p-type region.Type: ApplicationFiled: February 7, 2007Publication date: August 7, 2008Applicant: FOVEON, INC.Inventor: Richard B. Merrill
-
Publication number: 20080150071Abstract: In a photodiode formed by a region of a first type inside a region of a second type, of a semiconductor substrate, the region of the first type includes a first zone including a dopant of the first type having a first concentration and a first depth. The region of the first type also has a second zone adjacent to the first zone in the dopant of the first type has a second concentration higher than the first concentration and a second depth smaller than the first depth. A method for making such a diode is also disclosed.Type: ApplicationFiled: December 24, 2007Publication date: June 26, 2008Applicant: STMICROELECTRONICS S.A.Inventor: FRANCOIS ROY
-
Patent number: 7385232Abstract: A dopant gradient region of a first conductivity type and a corresponding channel impurity gradient below a transfer gate and adjacent a charge collection region of a CMOS imager photodiode are disclosed. The channel impurity gradient in the transfer gate provides a complete charge transfer between the charge collection region of the photodiode and a floating diffusion node. The dopant gradient region is formed by doping a region at one end of the channel with a low enhancement dopant and another region at the other end of the channel with a high enhancement dopant.Type: GrantFiled: June 22, 2005Date of Patent: June 10, 2008Assignee: Micron Technology, Inc.Inventor: Inna Patrick
-
Publication number: 20080113456Abstract: A method for protecting a semiconductor wafer fabricated for image sensing operation from contamination and/or physical damage to a front wafer surface during post-fabrication processing. The method includes applying a protective tape layer on the front surface of the semiconductor wafer in order to protect active light sensors fabricated thereon.Type: ApplicationFiled: November 15, 2006Publication date: May 15, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Steven R. Codding, Timothy C. Krywanczyk, Robert K. Leidy
-
Patent number: 7321141Abstract: A semiconductor substrate is provided on which a plurality of shallow trench isolations (STI) defining a plurality of active areas are formed. The active areas comprise a photo sensing region, and a plurality of photodiodes are formed in each photo sensing region. Then a local oxidation of silicon isolation (LOCOS) layer is formed by performing a LOCOS process. Thereafter a plurality of gates are respectively formed in each active area, where the gates partially overlap the LOCOS layer. Finally doped regions are formed in the semiconductor substrate where the gate does not cover the LOCOS layer.Type: GrantFiled: April 18, 2006Date of Patent: January 22, 2008Assignee: United Microelectronics Corp.Inventor: Jhy-Jyi Sze
-
Publication number: 20080001179Abstract: An image sensor including a substrate of a semiconductor material having first and second opposite surfaces; at least one photodiode formed in the substrate on the first surface side and intended to be lit through the second surface; a stacking of insulating layers covering the first surface; and conductive regions formed at the stacking level. The sensor further includes a transparent insulating layer at least partly covering the second surface; a transparent conductive layer at least partly covering the transparent insulating layer; and circuitry for biasing the conductive layer.Type: ApplicationFiled: June 26, 2007Publication date: January 3, 2008Applicant: STMicroelectronics S.A.Inventor: Francois Roy
-
Publication number: 20070262354Abstract: A backside illuminated sensor includes a semiconductor substrate having a front surface and a back surface and a plurality of pixels formed on the front surface of the semiconductor substrate. A dielectric layer is disposed above the front surface of the semiconductor substrate. The sensor further includes a plurality of array regions arranged according to the plurality of pixels. At least two of the array regions have a different radiation response characteristic from each other, such as the first array region having a greater junction depth than the second array region, or the first array region having a greater dopant concentration than the second array region.Type: ApplicationFiled: January 18, 2007Publication date: November 15, 2007Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tzu-Hsuan Hsu, Dun-Nian Yaung
-
Publication number: 20070246745Abstract: A complementary metal oxide semiconductor image sensor and a method for fabricating the same are disclosed, wherein a width of a depletion area of a photodiode is varied by variably applying a back bias voltage to a semiconductor substrate without using any color filter, thereby preventing a back bias voltage from influencing a transistor formed on the outside of a photodiode in a CMOS image sensor sensing optical color sensitivity of light rays irradiated to the photodiode.Type: ApplicationFiled: June 8, 2007Publication date: October 25, 2007Inventor: Wi Min
-
Publication number: 20070246756Abstract: An imager pixel utilizing a silicon-on-insulator substrate, a photodiode in said substrate below the buried oxide, and a dual contact to said photodiode and methods of forming said imager pixel. The photodiode has an increased fill factor due to its increased size relative to the pixel.Type: ApplicationFiled: April 4, 2007Publication date: October 25, 2007Inventor: Chandra Mouli
-
Patent number: 7279725Abstract: A method of making a vertical diode structure is provided, the vertical diode structure having associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer covers the interior surface of the diode opening and contacts the active region. The diode opening is initially filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that is heavily doped with a first type dopant and a bottom portion that is lightly doped with a second type dopant. The top portion is bounded by the bottom portion so as not to contact the titanium silicide layer. For one embodiment of the vertical diode structure, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.Type: GrantFiled: August 24, 2005Date of Patent: October 9, 2007Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Tyler A. Lowrey, Trung Tri Doan, Raymond A. Turi, Graham R. Wolstenholme
-
Patent number: 7250647Abstract: An imager device that has mitigated dark current leakage and punch-through protection. The transistor associated with the photoconversion device is formed with a single (i.e, one-sided) active area extension region on one side of the transistor gate opposite the photoconversion device, while other transistors can have normal symmetrical (i.e, two-sided) active area extension regions (e.g., lightly doped drains) with resulting high performance and short gate lengths. The asymmetrical active area extension region of the transistor associated with the photodiode can serve to reduce dark current at the photoconversion device. The punch-through problem normally cured by a lightly doped drain is fixed at the transistor associated with the photoconversion device by adding a Vt adjustment implant and/or increasing its gate length.Type: GrantFiled: July 3, 2003Date of Patent: July 31, 2007Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 7247899Abstract: In a photoelectric conversion device having a buried layer in a part of an anode and a cathode of a photodiode, such as a CCD having a sensor structure and a CMOS sensor, well of the same conduction type as the conduction type of the buried layer can be disposed in a peripheral circuit and the potential of each well is independently controlled.Type: GrantFiled: September 10, 2004Date of Patent: July 24, 2007Assignee: Canon Kabushiki KaishaInventors: Hideshi Kuwabara, Hiroshi Yuzurihara, Takayuki Kimura, Mahito Shinohara
-
Patent number: 7180151Abstract: An image sensing device includes a gate dielectric layer formed on a substrate and a transfer gate formed on the gate dielectric layer. A masking layer is formed on the transfer gate, the masking layer having a width smaller than a width of the transfer gate, such that a portion of the transfer gate protrudes laterally from under the masking layer. A photodiode is formed in the substrate to be self-aligned with the masking layer and to extending laterally under the transfer gate, that is, to overlap the transfer gate. Because of the overlap of the photodiode with the transfer gate, offset between the photodiode and the transfer gate is eliminated, such that an image lag phenomenon is eliminated.Type: GrantFiled: January 27, 2005Date of Patent: February 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Young Hoon Park
-
Patent number: 7170103Abstract: A method of making a vertical diode is provided, the vertical diode having associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer covers the interior surface of the diode opening and contacts the active region. The diode opening is initially filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that is heavily doped with a first type dopant and a bottom portion that is lightly doped with a second type dopant. The top portion is bounded by the bottom portion so as not to contact the titanium silicide layer. For one embodiment of the vertical diode, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.Type: GrantFiled: August 24, 2005Date of Patent: January 30, 2007Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Tyler A. Lowrey, Trung Tri Doan, Raymond A. Turi, Graham R. Wolstenholme
-
Patent number: 7132724Abstract: A vertical-color-filter detector disposed in a semiconductor structure comprises a complete-charge-transfer detector comprising semiconductor material doped to a first conductivity type and has a horizontal portion disposed at a first depth in the semiconductor structure substantially below an upper surface thereof and a vertical portion communicating with the upper surface of the semiconductor structure. The complete-charge-transfer detector is disposed within a first charge container forming a potential well around it. The horizontal portion of the complete-charge-transfer detector has a substantially uniform doping density in a substantially horizontal direction and the vertical portion of the complete-charge-transfer detector has a doping density that is a monotonic function of depth and is devoid of potential wells. A first charge-transfer device is disposed substantially at an upper surface of the semiconductor structure and is coupled to the vertical portion of the complete-charge-transfer detector.Type: GrantFiled: April 11, 2003Date of Patent: November 7, 2006Assignee: Foveon, Inc.Inventor: Richard B. Merrill
-
Patent number: RE39780Abstract: A photoelectric converter of a high signal-to-noise ratio, low cost, high productivity and stable characteristics and a system including the above photoelectric converter. The photoelectric converter includes a photoelectric converting portion in which a first electrode layer, an insulating layer for inhibiting carriers from transferring, a photoelectric converting semiconductor layer of a non-single-crystal type, an injection blocking layer for inhibiting a first type of carriers from being injected into the semiconductor layer and a second electrode layer are laminated in this order on an insulating substrate.Type: GrantFiled: June 13, 2002Date of Patent: August 21, 2007Assignee: Canon Kabushiki KaishaInventors: Noriyuki Kaifu, Hidemasa Mizutani, Shinichi Takeda, Isao Kobayashi, Satoshi Itabashi