Carbon Nanotubes (epo) Patents (Class 257/E51.04)
-
Patent number: 7579272Abstract: Methods of forming low-k dielectric layers for use in the manufacture of semiconductor devices and fabricating semiconductor structures using the low-k dielectric material. The low-k dielectric material comprises carbon nanostructures, like carbon nanotubes or carbon buckyballs, that are characterized by an insulating electronic state. The carbon nanostructures may be converted to the insulating electronic state either before or after a layer containing the carbon nanostructures is formed on a substrate. One approach for converting the carbon nanostructures to the insulating electronic state is fluorination.Type: GrantFiled: February 2, 2007Date of Patent: August 25, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger, III
-
Patent number: 7579618Abstract: A resonant transistor includes a substrate, a source and a drain formed on the substrate, an input electrode and a carbon nanotube gate. A gap is formed between the source and the drain. The input electrode is formed on the substrate. The carbon nanotube gate is clamped on one end by a contact electrode and positioned, preferably cantilevered, over the gap and over the input electrode.Type: GrantFiled: March 2, 2005Date of Patent: August 25, 2009Assignee: Northrop Grumman CorporationInventor: John Douglas Adam
-
Patent number: 7576355Abstract: Provided is an electronic device, a field effect transistor having the electronic device, and a method of manufacturing the electronic device and the field effect transistor. The electronic device includes: a substrate; a first electrode and a second electrode which are formed in parallel to each other on the substrate, each of the first electrode and the second electrode comprising two electrode pads separated from each other and a heating element that connect the two electrode pads; a catalyst metal layer formed on the heating element of the first electrode; and a carbon nanotube connected to the second electrode by horizontally growing from the catalyst metal layer; wherein the heating elements are separated from the substrate by etching the substrate under the heating elements of the first and the second electrodes.Type: GrantFiled: September 6, 2007Date of Patent: August 18, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-hee Choi, Andrei Zoulkarneev
-
Patent number: 7576410Abstract: A power transistor has a source region, a drain region, a semiconductor body arranged between the source region and the drain region, and a plurality of nanotubes. The plurality of nanotubes are connected in parallel and disposed in the semiconductor body such that the plurality of nanotubes are electrically insulated from the semiconductor body and electrically connect the source and drain regions of the transistor. The power transistor also includes at least one diode formed in the semiconductor body. A portion of the at least one diode formed in the semiconductor body is configured to act as a gate electrode for the transistor.Type: GrantFiled: September 28, 2006Date of Patent: August 18, 2009Assignee: Infineon Technologies AGInventors: Michael Rueb, Gerhard Schmidt
-
Patent number: 7572743Abstract: A method of forming patterned thin films includes the steps of providing a porous membrane and a solution including a plurality of solid constituents and at least one surface stabilizing agent for preventing the solid constituents from flocculating out of suspension. The solution is dispensed onto a surface of the membrane. The solution is then removed by filtration through the membrane, wherein a patterned film coated membrane comprising a plurality of primarily spaced apart patterned regions are formed on the membrane. In one embodiment the method further includes the step of blocking liquid passage through selected portions of the membrane to form a plurality of open membrane portions and a plurality of blocked membrane portions before the dispensing step. The dispensing step includes ink jet printing the solution. An article having a patterned nanotube-including film thereon includes a substrate, and a patterned nanotube including film disposed on the substrate.Type: GrantFiled: September 21, 2006Date of Patent: August 11, 2009Assignee: University of Florida Research Foundation, Inc.Inventors: Andrew Gabriel Rinzler, Zhuangchun Wu
-
Patent number: 7560366Abstract: The present invention provides processes for producing horizontal nanowires that are separate and oriented and allow for processing directly on a substrate material. The nanowires grow horizontally by suppressing vertical growth from a nucleating particle, such as a metal film. The present invention also provides for horizontal nanowire growth from nucleating particles on the edges of nanometer-sized steps. Following processing, the nanowires can be removed from the substrate and transferred to other substrates. The present invention also provides for nanowires produced by these processes and electronic devices comprising these nanowires. The present invention also provides for nanowire growth apparatus that provide horizontal nanowires, and processes for producing nanowire devices.Type: GrantFiled: December 1, 2005Date of Patent: July 14, 2009Assignee: Nanosys, Inc.Inventors: Linda T. Romano, Shahriar Mostarshed
-
Publication number: 20090166609Abstract: In some aspects, a method of fabricating a memory cell is provided that includes (1) fabricating a first conductor above a substrate; (2) selectively fabricating a carbon nano-tube (CNT) material above the first conductor; (3) fabricating a diode above the CNT material; and (4) fabricating a second conductor above the diode. Numerous other aspects are provided.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: April Schricker, Mark Clark, Brad Herner
-
Publication number: 20090166610Abstract: In some aspects, a method of fabricating a memory cell is provided that includes (1) fabricating a first conductor above a substrate; (2) fabricating a carbon nano-tube (CNT) material above the first conductor; (3) depositing a dielectric material onto a top surface of the CNT material; (4) planarizing the dielectric material to expose at least a portion of the CNT material; (5) fabricating a diode above the first conductor; and (6) fabricating a second conductor above the CNT material and the diode. Numerous other aspects are provided.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: April Schricker, Mark Clark, Brad Herner, Yoichiro Tanaka
-
Patent number: 7550791Abstract: An embodiment includes a transistor and a method of manufacturing the transistor that includes carbon nano-tubes. The physical behavior of the carbon nano-tubes, particularly a bending action that alters a normally linear configuration, is affected by elements of the transistor, such as a space between the carbon nano-tube and a conductor. The space is formed by removing a spacer. A dimension of the spacer between the carbon nano-tube and the conductor is efficiently controlled by adjusting its width. An operation voltage of the transistor relates to the physical behavior of the carbon nano-tubes, and thus to the dimensions of the spacer.Type: GrantFiled: August 1, 2007Date of Patent: June 23, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sik Yoon, Young-Moon Choi, Sun-Woo Lee
-
Patent number: 7547931Abstract: A capnometer adaptor includes a nanostructure sensor configured to selectively respond to a gaseous constituent of exhaled breath, such as to carbon dioxide. In certain embodiments, the adaptor includes an airway adaptor having at least one channel configured for the passage of respiratory gas; at least one nanostructure sensor in fluid communication with the passage, the sensor configured to selectively respond to at least one gaseous constituent of exhaled breath comprising carbon dioxide; and electronic hardware connected to the nanostructure sensor and configured to provide a signal indicative of a response of the sensor to the at least one gaseous constituent of exhaled breath. The sensor may be provided as a compact and solid-state device, and may be adapted for a variety of respiratory monitoring applications.Type: GrantFiled: December 20, 2004Date of Patent: June 16, 2009Assignee: Nanomix, Inc.Inventors: Alexander Star, Jeffrey Wyatt, Vikram Joshi, Joseph R. Stetter, George Grüner
-
Patent number: 7544523Abstract: A method of batch fabrication using established photolithographic techniques allowing nanoparticles or nanodevices to be fabricated and mounted into a macroscopic device in a repeatable, reliable manner suitable for large-scale mass production. Nanoparticles can be grown on macroscopic “modules” which can be easily manipulated and shaped to fit standard mounts in various devices.Type: GrantFiled: February 28, 2006Date of Patent: June 9, 2009Assignee: FEI CompanyInventors: Gregory Schwind, Gerald Magera, Lawrence Scipioni
-
Patent number: 7544546Abstract: The invention is directed to a method of forming carbon nanomaterials or semiconductor nanomaterials. The method comprises providing a substrate and attaching a molecular precursor to the substrate. The molecular precursor includes a surface binding group for attachment to the substrate and a binding group for attachment of metal-containing species. The metal-containing species is selected from a metal cation, metal compound, or metal or metal-oxide nanoparticle to form a metallized molecular precursor. The metallized molecular precursor is then subjected to a heat treatment to provide a catalytic site from which the carbon nanomaterials or semiconductor nanomaterials form. The heating of the metallized molecular precursor is conducted under conditions suitable for chemical vapor deposition of the carbon nanomaterials or semiconductor nanomaterials.Type: GrantFiled: May 15, 2006Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Cherie R. Kagan, Laura L. Kosbar
-
Patent number: 7535016Abstract: A hybrid semiconductor structure which includes a horizontal semiconductor device and a vertical carbon nanotube transistor, where the vertical carbon nanotube transistor and the horizontal semiconductor device have at least one shared node is provided. The at least one shared node can include, for example, a drain, source or gate electrode of a FET, or an emitter, collector, or base of a bipolar transistor.Type: GrantFiled: January 31, 2005Date of Patent: May 19, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, David V. Horak, Charles W. Koburger, III, Mark E. Masters, Peter H. Mitchell
-
Patent number: 7535081Abstract: A metal nanoline process and applications on growth of aligned nanostructures thereof. A nano-structure is provided with a substrate with at least one nanodimensional metal catalyst line disposed thereon and at least one carbon nanotube or silicon nanowire extending along an end of the metal catalyst line.Type: GrantFiled: October 21, 2004Date of Patent: May 19, 2009Assignee: Industrial Technology Research InstituteInventors: Ming-Jiunn Lai, Jeng-Hua Wei, Hung-Hsiang Wang, Po-Yuan Lo, Ming-Jer Kao
-
Patent number: 7525833Abstract: One embodiment of the present invention is a nanoscale shift register that can be used, in certain nanoscale and mixed-scale logic circuits, to distribute an input signal to individual nanowires of the logic circuit. In a described embodiment, the nanoscale shift register includes two series of nanoscale latches, each series controlled by common latch-control signals. Internal latches of each series of latches are alternatively interconnected with a previous latch of the other series and a next latch of the other series by two series of gates, each controlled by a gate signal line.Type: GrantFiled: October 21, 2005Date of Patent: April 28, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Gregory S. Snider, Philip J. Kuekes
-
Patent number: 7518247Abstract: There has been a problem that micromiaturization causes increase of the resistance of wiring structure and degradation of electron migration resistance and stress migration resistance. The present invention provides a wiring structure of a semiconductor device having a low resistance even when the semiconductor device is microminiaturized, free of electron migration and stress migration, and having a high reliability and a method for manufacturing the same. A semiconductor device having a wiring or a connection plug made of a mixture of a metal and carbon nanotubes berried in a wiring groove or a via hole made in an insulating film on a substrate where a semiconductor chip is fabricated, and its manufacturing method are provided.Type: GrantFiled: December 1, 2003Date of Patent: April 14, 2009Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Hisao Kawaura, Toshio Baba, Fumiyuki Nihey, Yukinori Ochiai, Hiroo Hongo
-
Patent number: 7511344Abstract: Disclosed are embodiments of a field effect transistor that incorporates an elongated semiconductor body with a spiral-shaped center channel region wrapped one or more times around a gate and with ends that extend outward from the center region in opposite directions away from the gate. Source/drain regions are formed in the end regions by either doping the end regions or by biasing a back gate to impart a preselected Fermi potential on the end regions. This disclosed structure allows the transistor size to be scaled without decreasing the effective channel length to the point where deleterious short-channel effects are exhibited. It further allows the transistor size to be scaled while also allowing the effective channel length to be selectively increased (e.g., by increasing the number of times the channel wraps around the gate). Also, disclosed are embodiments of an associated method of forming the transistor.Type: GrantFiled: January 17, 2007Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Andres Bryant, Jia Chen, Edward J. Nowak
-
Patent number: 7491628Abstract: A method of assembling large numbers of nanoscale structures in pre-determined ways using fluids or capillary lithography to control the patterning and arrangement of the individual nanoscale objects and nanostructures formed in accordance with the inventive method are provided. In summary, the current method uses the controlled dispersion and evaporation of fluids to form controlled patterns of nanoscale objects or features anchored on a substrate, such as nanoscale fibers like carbon nanotubes.Type: GrantFiled: May 5, 2005Date of Patent: February 17, 2009Assignee: California Institute of TechnologyInventors: Flavio Noca, Elijah B. Sansom, Jijie Zhou, Morteza Gharib
-
Patent number: 7492015Abstract: Disclosed is a CNT technology that overcomes the intrinsic ambipolar properties of CNTFETs. One embodiment of the invention provides either a stable p-type CNTFET or a stable n-type CNTFET. Another embodiment of the invention provides a complementary CNT device. In order to overcome the ambipolar properties of a CNTFET, source/drain gates are introduced below the CNT opposite the source/drain electrodes. These source/drain gates are used to apply either a positive or negative voltage to the ends of the CNT so as to configure the corresponding FET as either an n-type or p-type CNTFET, respectively. Two adjacent CNTFETs, configured such that one is an n-type CNTFET and the other is a p-type CNTFET, can be incorporated into a complementary CNT device. In order to independently adjust threshold voltage of an individual CNTFET, a back gate can also be introduced below the CNT and, particularly, below the channel region of the CNT opposite the front gate.Type: GrantFiled: November 10, 2005Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Jia Chen, Edward J. Nowak
-
Patent number: 7485908Abstract: An insulated gate silicon nanowire transistor amplifier structure is provided and includes a substrate formed of dielectric material. A patterned silicon material may be disposed on the substrate and includes at least first, second and third electrodes uniformly spaced on the substrate by first and second trenches. A first nanowire formed in the first trench operates to electrically couple the first and second electrodes. A second nanowire formed in the second trench operates to electrically couple the second and third electrodes. First drain and first source contacts may be respectively disposed on the first and second electrodes and a first gate contact may be disposed to be capacitively coupled to the first nanowire. Similarly, second drain and second source contacts may be respectively disposed on the second and third electrodes and a second gate contact may be disposed to be capacitively coupled to the second nanowire.Type: GrantFiled: August 18, 2005Date of Patent: February 3, 2009Assignee: United States of America as represented by the Secretary of the Air ForceInventors: Abul F Anwar, Richard T. Webster
-
Patent number: 7482652Abstract: A carbon nanotube based memory device comprises a set of three concentric carbon nanotubes having different diameters. The diameters of the three concentric carbon nanotubes are selected such that an inner carbon nanotube is semiconducting, and intershell electron transport occurs between adjacent carbon nanotubes. Source and drain contacts are made to the inner carbon nanotube, and a gate contact is made to the outer carbon nanotube. The carbon nanotube based memory device is programmed by storing electrons or holes in the middle carbon nanotube through intershell electron transport. Changes in conductance of the inner carbon nanotube due to the charge in the middle shell are detected to determine the charge state of the middle carbon nanotube. Thus, the carbon nanotube based memory device stores information in the middle carbon nanotube in the form of electrical charge.Type: GrantFiled: January 2, 2008Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventor: Haining S. Yang
-
Patent number: 7479654Abstract: A memory array includes a plurality of memory cells, each of which receives a bit line, a first word line, and a second word line. Each memory cell includes a cell selection circuit, which allows the memory cell to be selected. Each memory cell also includes a two-terminal switching device, which includes first and second conductive terminals in electrical communication with a nanotube article. The memory array also includes a memory operation circuit, which is operably coupled to the bit line, the first word line, and the second word line of each cell. The circuit can select the cell by activating an appropriate line, and can apply appropriate electrical stimuli to an appropriate line to reprogrammably change the relative resistance of the nanotube article between the first and second terminals. The relative resistance corresponds to an informational state of the memory cell.Type: GrantFiled: November 15, 2005Date of Patent: January 20, 2009Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Frank Guo, Thomas Rueckes, Steven L. Konsek, Mitchell Meinhold, Max Strasburg, Ramesh Sivarajan, X. M. Henry Huang
-
Patent number: 7473633Abstract: Conductive paths in an integrated circuit are formed using multiple undifferentiated carbon nanotubes embedded in a conductive metal, which is preferably copper. Preferably, conductive paths include vias running between conductive layers. Preferably, composite vias are formed by forming a metal catalyst pad on a conductor at the via site, depositing and etching a dielectric layer to form a cavity, growing substantially parallel carbon nanotubes on the catalyst in the cavity, and filling the remaining voids in the cavity with copper. The next conductive layer is then formed over the via hole.Type: GrantFiled: July 20, 2006Date of Patent: January 6, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, David Vaclav Horak, Charles William Koburger, III, Mark Eliot Masters, Peter H Mitchell, Stanislav Polonsky
-
Patent number: 7466069Abstract: A carbon nanotube device in accordance with the invention includes a support structure including an aperture extending from a front surface to a back surface of the structure. At least one carbon nanotube extends across the aperture and is accessible through the aperture from both the front surface and the back surface of the support structure.Type: GrantFiled: October 29, 2003Date of Patent: December 16, 2008Assignee: President and Fellows of Harvard CollegeInventors: Jene A. Golovchenko, Haibing Peng
-
Patent number: 7462890Abstract: An integrated circuit layout of a carbon nanotube transistor device includes a first and second conductive material. The first conductive material is connected to ends of single-walled carbon nanotubes below (or above) the first conductive material. The second conductive material is not electrically connected to the nanotubes below (or above) the second conductive material. The first conductive material may be metal, and the second conductive material may be polysilicon or metal. The nanotubes are perpendicular to the first conductive material. In one implementation, the first and second conductive materials form interdigitated fingers. In another implementation, the first conductive material forms a serpentine track.Type: GrantFiled: August 24, 2006Date of Patent: December 9, 2008Assignee: Atomate CorporationInventors: Thomas W. Tombler, Jr., Brian Y. Lim
-
Publication number: 20080296562Abstract: Methods and apparatus for fabricating carbon nanotubes (CNTs) and carbon nanotube devices. These include a method of fabricating self-aligned CNT field-effect transistors (FET), a method and apparatus of selectively etching metallic CNTs and a method and apparatus of fabricating an oxide in a carbon nanotube (CNT) device. These methods and apparatus overcome many of the disadvantages and limitations of the prior art.Type: ApplicationFiled: May 31, 2007Publication date: December 4, 2008Inventors: James M. Murduck, John Douglas Adam, James E. Baumgardner, Aaron A. Pesetski, Hong Zhang Pesetski, John Xavier Przybysz
-
Patent number: 7456052Abstract: Apparatus and system, as well as fabrication methods therefor, may include a thermal intermediate structure comprised of a plurality of carbon nanotubes some of which have organic moieties attached thereto to tether the nanotubes to at least one of a die and a heat sink. The organic moieties include thiol linkers and amide linkers.Type: GrantFiled: December 30, 2003Date of Patent: November 25, 2008Assignee: Intel CorporationInventors: Bryan M. White, Paul A. Koning, Yuegang Zhang, C. Michael Garner
-
Patent number: 7456482Abstract: An improved microelectromechanical switch assembly comprises a linearly movable switch rod constrained via a switch bearing, the switch rod being actuated by electrostatic deflection. Movement of the switch rod to one end of its travel puts the switch assembly in a closed state while movement of the switch rod to the other end of its travel puts the switch assembly in an open state. In an embodiment of the invention, one or both of the switch rod and the switch bearing are fabricated of a carbon nanotube. The improved microelectromechanical switch assembly provides low insertion loss and long lifetime in an embodiment of the invention.Type: GrantFiled: March 18, 2005Date of Patent: November 25, 2008Assignee: Cabot Microelectronics CorporationInventors: Heinz H. Busta, Ian W. Wylie, Gary W. Snider
-
Patent number: 7453085Abstract: A nano-elastic memory device and a method of manufacturing the same. The nano-elastic memory device may include a substrate, a plurality of lower electrodes arranged in parallel on the substrate, a support unit formed of an insulating material to a desired or predetermined thickness on the substrate having cavities that expose the lower electrodes, a nano-elastic body extending perpendicular from a surface of the lower electrodes in the cavities, and a plurality of upper electrodes formed on the support unit and perpendicularly crossing the lower electrodes over the nano-elastic bodies.Type: GrantFiled: August 18, 2006Date of Patent: November 18, 2008Assignee: Samsung Electronics Co., LtdInventors: Joo-han Chang, Dong-hun Kang, Young-kwan Cha, Wan-jun Park
-
Patent number: 7453154Abstract: An electronic device that facilitates improved electrical and thermal performance and/or allows fabrication of smaller electronic devices exhibiting excellent performance characteristics, especially for devices operating at microwave frequencies, includes an input/output pad, and a carbon nanotube extending from the input/output pad to provide wafer-level nano-interconnect for flip chip interconnections and die stacking on a substrate.Type: GrantFiled: March 29, 2006Date of Patent: November 18, 2008Assignee: Delphi Technologies, Inc.Inventors: Kiat Choon Teo, Wai Kwan Wong, Binghua Pan
-
Patent number: 7452828Abstract: To provide a carbon nanotube device capable of efficiently exerting various electrical or physical characteristics of a carbon nanotube, the present invention provides: a carbon nanotube device, in which a carbon nanotube structure layer having a network structure in which plural carbon nanotubes mutually cross-link, is formed in an arbitrary pattern on a surface of a base body; and a method of manufacturing the carbon nanotube device with which the carbon nanotube can be suitably manufactured.Type: GrantFiled: October 27, 2003Date of Patent: November 18, 2008Assignee: Fuji Xerox Co., Ltd.Inventors: Masaki Hirakata, Takashi Isozaki, Kentaro Kishi, Taishi Shigematsu, Chikara Manabe, Kazunori Anazawa, Hiroyuki Watanabe, Masaaki Shimizu
-
Patent number: 7439081Abstract: A conductive layer in an integrated circuit is formed as a sandwich having multiple sublayers, including at least one sublayer of oriented carbon nanotubes. The conductive layer sandwich preferably contains two sublayers of carbon nanotubes, in which the carbon nanotube orientation in one sublayer is substantially perpendicular to that of the other layer. The conductive layer sandwich preferably contains one or more additional sublayers of a conductive material, such as a metal. In one embodiment, oriented carbon nanotubes are created by forming a series of parallel surface ridges, covering the top and one side of the ridges with a catalyst inhibitor, and growing carbon nanotubes horizontally from the uncovered vertical sides of the ridges. In another embodiment, oriented carbon nanotubes are grown on the surface of a conductive material in the presence of a directional flow of reactant gases and a catalyst.Type: GrantFiled: October 25, 2006Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Charles William Koburger III, Peter H. Mitchell
-
Patent number: 7439562Abstract: The present invention concerns a method for modyfing at least an electronic property of a carbon nanotube or nanowire comprising exposing said nanotube or nanowire to an acid having the formula (I) wherein R1, R2 and R3 are chosen in the group comprising (H, F, Cl, Br, I) with at least one of R1, R2 and R3 being different from H. At least part of the nanotube or nanowire may be a channel region of a field effect transistor.Type: GrantFiled: April 22, 2003Date of Patent: October 21, 2008Assignee: Commissariat a l'Energie AtomiqueInventors: Stéphane Auvray, Jean-Philippe Bourgoin, Vincent Derycke, Marcelo Goffman
-
Patent number: 7432217Abstract: In a method of achieving uniform lengths of Carbon NanoTubes (CNTs) and a method of manufacturing a Field Emission Device (FED) using such CNTs, an organic film is coated to cover CNTs formed on a predetermined material layer. The organic film is etched to a predetermined depth to remove projected portions of the CNTs. After that, the organic film is removed.Type: GrantFiled: June 23, 2006Date of Patent: October 7, 2008Assignee: Samsung SDI Co., Ltd.Inventors: Ha-Jin Kim, In-Taek Han
-
Publication number: 20080239620Abstract: Devices and methods for their formation, including electronic devices containing capacitors, are described. In one embodiment, a device includes a substrate and a capacitor is formed on the substrate. The capacitor includes first and second electrodes and a capacitor dielectric between the first and second electrodes. At least one of the first and second electrodes includes a metal layer having carbon nanotubes coupled thereto. In one aspect of certain embodiments, the carbon nanotubes are at least partially coated with an electrically conductive material. In another aspect of certain embodiments, the substrate comprises an organic substrate and the capacitor dielectric comprises a polymer material. Other embodiments are described and claimed.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Inventors: Yongki Min, Daewoong Suh
-
Publication number: 20080203380Abstract: A method is provided for growth of carbon nanotube (CNT) synthesis at a low temperature. The method includes preparing a catalyst by placing the catalyst between two metal layers of high chemical potential on a substrate, depositing such placed catalyst on a surface of a wafer, and reactivating the catalyst in a high vacuum at a room temperature in a catalyst preparation chamber to prevent a deactivation of the catalyst. The method also includes growing carbon nanotubes on the substrate in the high vacuum in a CNT growth chamber after preparing the catalyst.Type: ApplicationFiled: January 14, 2008Publication date: August 28, 2008Applicant: STMICROELECTRONICS ASIA PACIFIC PTE LTDInventors: Shanzhong Wang, Mui Hoon Nai, Zhonglin Miao
-
Patent number: 7417320Abstract: A Ti film is pattern-formed on a desired portion on a silicon substrate, and a Co film is formed on the substrate so as to cover the Ti film. CNTs are formed only on a portion, under which the Ti film is formed, of the surface of the Co film at approximately 600° C. by a thermal CVD method. The length of the CNT can be controlled by adjusting the thickness of the Ti film.Type: GrantFiled: July 14, 2005Date of Patent: August 26, 2008Assignee: Fujitsu LimitedInventors: Akio Kawabata, Mizuhisa Nihei, Masahiro Horibe, Shintaro Sato, Daiyu Kondo, Yuji Awano
-
Patent number: 7413924Abstract: A process for forming a catalyst layer for carbon nanotube growth comprising forming a catalyst layer having a first and second portion over one of a cathode metal layer or a ballast resistor layer; patterning a photoresist over the first portion; etching the second portion with a chlorine/argon plasma; removing the photoresist with an ash process; and removing the veils and preparing the surface for carbon nanotube growth with a semi-aqueous hydroxylamine solution.Type: GrantFiled: October 31, 2005Date of Patent: August 19, 2008Assignee: Motorola, Inc.Inventors: Donald F. Weston, William J. Dauksher, Emmett M. Howard
-
Publication number: 20080179590Abstract: Carbon nanotube devices comprising vertically aligned carbon nanotubes fabricated within vertically aligned holes within a substrate material form a pattern in the substrate material. Horizontal conducting interconnects are electrically coupled to the vertically aligned carbon nanotubes.Type: ApplicationFiled: January 15, 2008Publication date: July 31, 2008Inventor: Vladimir Mancevski
-
Publication number: 20080173864Abstract: A CNT transistor has source extension 36a and drain extension 36b that shunt electrical current and reduce the effective CNT resistance and allow significant reductions in fringe capacitances 28 30. The extensions 36a 36b are electrically conductive, and are electrically connected to the source electrode 22 and drain electrode 24. The extensions each span a portion of gaps 35a 35b. Consequently, the source and drain can be located relatively far from the gate electrode 26, thereby reducing the fringe capacitances 28 30. Nanotube 20 is a semiconducting single-walled carbon nanotube, and the extensions 36a 36b comprise metallic-conducting nanotubes surrounding and coaxial with the nanotube 20. The nanotube 20 and extensions 36a 36b are fabricated from a multiwalled nanotube by selectively removing outer nanotubes in a region near the gate electrode. Alternatively, the extensions 36a 36b can comprise metal deposited on peripheral portions of the semiconducting CNT 20.Type: ApplicationFiled: January 20, 2007Publication date: July 24, 2008Inventors: Shinobu Fujita, Bipul C. Paul
-
Publication number: 20080173865Abstract: Fabrication of thin-film transistor devices on polymer substrate films that is low-temperature and fully compatible with polymer substrate materials. The process produces micron-sized gate length structures that can be fabricated using inkjet and other standard printing techniques. The process is based on microcrack technology developed for surface conduction emitter configurations for field emission devices.Type: ApplicationFiled: July 2, 2007Publication date: July 24, 2008Applicant: NANO-PROPRIETARY, INC.Inventors: Richard Lee Fink, Zvi Yaniv
-
Patent number: 7399691Abstract: Electrical devices comprised of nanoscopic wires are described, along with methods of their manufacture and use. The nanoscopic wires can be nanotubes, preferably single-walled carbon nanotubes. They can be arranged in crossbar arrays using chemically patterned surfaces for direction, via chemical vapor deposition. Chemical vapor deposition also can be used to form nanotubes in arrays in the presence of directing electric fields, optionally in combination with self-assembled monolayer patterns. Bistable devices are described.Type: GrantFiled: November 21, 2005Date of Patent: July 15, 2008Assignee: President and Fellows of Harvard CollegeInventors: Charles M. Lieber, Thomas Rueckes, Ernesto Joselevich, Kevin Kim
-
Patent number: 7390947Abstract: A nanotube transistor, such as a carbon nanotube transistor, may be formed with a top gate electrode and a spaced source and drain. Conduction along the transistor from source to drain is controlled by the gate electrode. Underlying the gate electrode are at least two nanotubes. In some embodiments, the substrate may act as a back gate.Type: GrantFiled: January 18, 2005Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: Amlan Majumdar, Justin K. Brask, Marko Radosavljevic, Suman Datta, Brian S. Doyle, Mark L. Doczy, Jack Kavalieros, Matthew V. Metz, Robert S. Chau, Uday Shah, James Blackwell
-
Patent number: 7381983Abstract: Provided are an n-type carbon nanotube field effect transistor (CNT FET) and a method of fabricating the n-type CNT FET. The n-type CNT FET may include a substrate; electrodes formed on the substrate and separated from each other; a CNT forrmed on the substrate and electrically connected to the electrodes; a gate oxide layer formed on the CNT; and a gate electrode formed on the gate oxide layer, wherein the gate oxide layer contains electron donor atoms which donate electrons to the CNT such that the CNT may be n-doped by the electron donor atoms.Type: GrantFiled: July 29, 2005Date of Patent: June 3, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-ju Bae, Yo-sep Min, Wan-jun Park
-
Patent number: 7371696Abstract: A Carbon NanoTube (CNT) structure includes a substrate, a CNT support layer, and a plurality of CNTs. The CNT support layer is stacked on the substrate and has pores therein. One end of each of the CNTs is attached to portions of the substrate exposed through the pores and each of the CNTs has its lateral sides supported by the CNT support layer. A method of vertically aligning CNTs includes: forming a first conductive substrate; stacking a CNT support layer having pores on the first conductive substrate; and attaching one end of the each of the CNTs to portions of the first conductive substrate exposed through the pores.Type: GrantFiled: June 19, 2006Date of Patent: May 13, 2008Assignee: Samsung SDI Co., Ltd.Inventors: Yong-Wan Jin, Jong-Min Kim, Hee-Tae Jung, Tae-Won Jeong, Young-Koan Ko
-
Patent number: 7371674Abstract: An embodiment of the present invention is an interconnect technique. A nanostructure bump is formed on a die. The nanostructure bump has a template defining nano-sized openings and metallic nano-wires extending from the nano-sized openings. The die is attached to a substrate via the nanostructure bump.Type: GrantFiled: December 22, 2005Date of Patent: May 13, 2008Assignee: Intel CorporationInventors: Daewoong Suh, Nachiket R. Raravikar
-
Patent number: 7352607Abstract: Non-volatile and radiation-hard switching and memory devices using vertical nano-tubes and reversibly held in state by van der Waals' forces and methods of fabricating the devices. Methods of sensing the state of the devices include measuring capacitance, and tunneling and field emission currents.Type: GrantFiled: July 26, 2005Date of Patent: April 1, 2008Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7348675Abstract: Embodiments of methods in accordance with the present invention provide three-dimensional carbon nanotube (CNT) integrated circuits comprising layers of arrays of CNT's separated by dielectric layers with conductive traces formed within the dielectric layers to electrically interconnect individual CNT's. The methods to fabricate three-dimensional carbon nanotube FET integrated circuits include the selective deposition of carbon nanotubes onto catalysts selectively formed on a conductive layer at the bottom of openings in a dielectric layer. The openings in the dielectric layer are formed using suitable techniques, such as, but not limited to, dielectric etching, and the formation of ring gate electrodes, including spacers, that provide openings for depositing self-aligned carbon nanotube semiconductor channels.Type: GrantFiled: February 1, 2005Date of Patent: March 25, 2008Assignee: Intel CorporationInventors: Valery M. Dubin, Mark Bohr
-
Patent number: 7335603Abstract: Carbon nanotube devices and methods for fabricating these devices, wherein in one embodiment, the fabrication process consists of the following process steps: (1) generation of a template, (2) catalyst deposition, and (3) nanotube synthesis within the template. In another embodiment, a carbon nanotube transistor comprises a carbon nanotube having two or more defects, wherein the defects divide the carbon nanotube into three regions having differing conductivities. The defects may be introduced by varying the diameter of a template in which the carbon nanotube is fabricated and thereby causing pentagon-heptagon pairs which form the defects.Type: GrantFiled: February 7, 2001Date of Patent: February 26, 2008Inventor: Vladimir Mancevski
-
Patent number: 7335528Abstract: Nanotube films and articles and methods of making the same. A conductive article includes an aggregate of nanotube segments which contact other nanotube segments to define a plurality of conductive pathways along the article. Segments may have different lengths and may be shorter than the article. Conductive articles may be made on a substrate by forming a nanotube fabric on the substrate, and defining within the fabric a pattern corresponding to the conductive article. The nanotube fabric may be grown on the substrate using a catalyst, such as a gas phase a metallic gas phase catalyst. The nanotube fabric may be formed by depositing a solution of suspended nanotubes on the substrate, which may be spun to create a spin-coating of the solution. The solution may be deposited by dipping the substrate into the solution. The nanotube fabric may be formed by spraying an aerosol having nanotubes onto the substrate.Type: GrantFiled: December 8, 2004Date of Patent: February 26, 2008Assignee: Nantero, Inc.Inventors: Thomas Rueckes, Brent M. Segal