With Field-effect Transistor Patents (Class 326/27)
-
Patent number: 7486116Abstract: The invention relates to a driver device and a method for operating a driver device in particular for a semiconductor device. The driver device includes a signal driver connected to a supply voltage. The driver device also includes a signal driver activating circuit section for activating a further signal driver when the supply voltage lies below a predetermined threshold value.Type: GrantFiled: August 24, 2004Date of Patent: February 3, 2009Assignee: Infineon Technologies AGInventors: Jens Egerer, Thomas Borst
-
Patent number: 7477081Abstract: Provided is a pre-driver circuit having a pull-up unit for receiving a data signal, as an input, to output a logical High; a pull-down unit for receiving the data signal, as an input, to output a logical Low; and a control unit for using a control signal reflecting a process completion status to adjust a driving size of the pull-up unit and/or the pull-down unit. According to the present invention, slew of a waveform of an output data can be stably secured regardless of a process condition.Type: GrantFiled: December 16, 2003Date of Patent: January 13, 2009Assignee: Hynix Semiconductor Inc.Inventor: Ho Uk Song
-
Patent number: 7477068Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: GrantFiled: March 29, 2008Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Patent number: 7463051Abstract: An output buffer includes at least a first and a second stage, wherein each stage is formed by respective first transistors and second transistors coupled in series with each other between a first and a second voltage reference. The coupled first and second transistors have a common conduction terminal connected to an output terminal of the output buffer. An input terminal of the buffer is connected to control terminals of the transistors of the first stage through a first open loop driving circuit. A second feedback driving circuit is connected between the input terminal and the control terminals of the transistors of the second stage. The second feedback driving circuit includes a current detector operating to detect a maximum in the value of the current drawn by and supplied to the output buffer. A comparison block, having a threshold value, detects current in excess of the threshold value and processes information coming from the current detector to regulate an output impedance value of the output buffer.Type: GrantFiled: December 13, 2006Date of Patent: December 9, 2008Inventors: Michele Bartolini, Pier Paolo Stoppino, Paolo Pulici, Gian Pietro Vanalli
-
Patent number: 7459930Abstract: A calibration circuit for matching the output impedance of a driver by calibrating adjustments to the driver is described. The calibration circuit includes a driver circuit with a plurality of calibration transistors configured to receive a plurality of adjustment signals. The calibration circuit also includes a comparator circuit, and a binary searcher. The driver provides a signal corresponding to an output impedance to the comparator circuit. The output impedance signal is compared to a target impedance, and the comparator circuit then provides logic signals to the binary searcher representing whether the output impedance is greater than the target impedance. The binary searcher then selects a type of step size and count direction, in response to the logic signals, to count the number of steps for adjusting the calibration transistors of the driver.Type: GrantFiled: November 14, 2006Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventor: Shizhong Mei
-
Patent number: 7456649Abstract: An open drain output circuit for use as an I2C bus interface. The open drain output circuit includes an output terminal. An input unit performs a first operation causing the potential at the output node to steeply fall and a second operation for gradually raising the potential in accordance with transition of an input signal. An output transistor connected to the output node of the input unit and the output terminal is turned OFF in the first operation and turned ON in the second operation. A delay time adjustment circuit reduces the difference between a delay time from transition of the input signal until when the output transistor is turned OFF in the first operation and a delay time from transition of the input signal until when the output transistor is turned ON in the second operation.Type: GrantFiled: December 5, 2006Date of Patent: November 25, 2008Assignee: Fujitsu LimitedInventor: Hiroshi Miyazaki
-
Patent number: 7450437Abstract: An output buffer includes first and second input transistors, first and second output loads and a current source. The first and second input transistors have first current electrodes that are commonly coupled to each other and control electrodes that are respectively coupled to a first differential input signal and a second differential input signal. The first and second output loads are coupled between a first power supply voltage and the first and second input transistors, respectively, wherein an output terminal is coupled to a node where the first output load is coupled to the first input transistor. The current source is coupled between the first current electrodes of the first and second input transistors and a second power supply voltage, wherein the second output load has an impedance value substantially one half of an impedance value of the first output load. Therefore, a differential output signal may be outputted through a single output terminal.Type: GrantFiled: September 15, 2005Date of Patent: November 11, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Patent number: 7449913Abstract: An output buffer having slew-rate control and crossbar current control includes a pull-up PMOS transistor, a pull-down NMOS transistor, a pull-up network coupled to the gate of the pull-up PMOS transistor, and a pull-down network coupled to the gate of the pull-down NMOS transistor.Type: GrantFiled: June 20, 2007Date of Patent: November 11, 2008Assignee: Smartech Worldwide LimitedInventor: Kenneth Wai Ming Hung
-
Patent number: 7446567Abstract: Apparatus for transmitting a digital signal within, for example, an integrated circuit includes a signal transmission line with a directional coupler at one or both ends. The directional coupler blocks the direct-current component of the digital signal while transmitting the alternating-current component, including enough higher harmonics to transmit a well-defined pulse waveform. A suitable directional coupler consists of two adjacent line pairs in materials with different dielectric constants. The apparatus may also include a driver of the inverter type, a receiver of the differential amplifier type, a terminating resistor, and a power-ground transmission line pair for supplying power to the driver. An all-metallic transmission-line structure is preferably maintained from the output interconnections in the driver to the input interconnections in the receiver.Type: GrantFiled: February 11, 2004Date of Patent: November 4, 2008Assignees: Oki Electric Industry Co., Ltd., Sanyo Electric Co., Ltd., Sharp Kabushiki Kaisha, Sony Corporation, Kabushiki Kaisha Toshiba, NEC Corporation, Fujitsu Limited, Matsushita Electric Industrial Co., Ltd., Renesas Technology Corp., Rohm Co., Ltd.Inventors: Kanji Otsuka, Tamotsu Usami
-
Patent number: 7439759Abstract: As technology scales, on-chip interconnects are becoming narrower, and the height of such interconnects is not scaling linearly with the width. This leads to an increase of coupling capacitance with neighboring wires, leading to higher crosstalk. It also leads to poor performance due to poor RC response at the receiving of the wire, which may even result in failure in very noisy environments. An adaptive threshold scheme is proposed in which receiver switching thresholds are adjusted according to the detected noise in bus lines. These noise levels are dependent on both the front-end processing (transistor performance) as well as on the backend processing (metal resistance, capacitance, width and spacing). The circuit therefore automatically compensates for process variations.Type: GrantFiled: May 17, 2004Date of Patent: October 21, 2008Assignee: NXP B.V.Inventors: Atul Katoch, Manish Garg, Evert Seevinck, Hendricus Joseph Maria Veendrick
-
Patent number: 7436201Abstract: An architecture for reducing leakage component in semiconductor devices using a gated power supply is based on the supply being split into two parts. An alternate inverter is connected to a different power rail derived from the same single power rail. The power rails are enabled and disabled according to the value of a standby signal and an input signal. The standby signal is high in the standby mode and low in the active mode.Type: GrantFiled: December 29, 2006Date of Patent: October 14, 2008Assignee: STMicroelectronics Pvt Ltd.Inventor: Ashish Kumar
-
Patent number: 7432730Abstract: Apparatus and method for controlling the driver output slew rate. The apparatus includes a driver circuit having an input signal and an output signal, where the driver circuit is structured and arranged to facilitate control of the slew rate of the output signal. A delay circuit having a time delay proportional to a desired transition time of the driver output signal is coupled to the output of the driver circuit. A first comparator detects when the driver output signal rises through a specified level, and a second comparator detects when the driver output falls through a second specified level. A phase detector is coupled to outputs of the first and second comparators and an output of the delay circuit for aligning the phases of the comparator outputs and the delayed comparator outputs by adjusting the driver output slew rate.Type: GrantFiled: January 9, 2007Date of Patent: October 7, 2008Assignee: International Business Machines CorporationInventors: William L. Bucossi, Albert A. DeBrita
-
Patent number: 7429878Abstract: A circuit device for variously controlling a current drive capacity of a semiconductor IC device as required by the user. A circuit device, capable of preventing a semiconductor IC device from failing to drive an external device, preventing an operational speed of the semiconductor IC device from being reduced, and preventing noise from being transferred to the external device.Type: GrantFiled: December 27, 2006Date of Patent: September 30, 2008Assignee: Dongbu Hitek Co., Ltd.Inventor: Jung Hyun Yo
-
Patent number: 7427873Abstract: Systems and methods for Current Management of Digital Logic Devices is provided. In one embodiment, a method of current management for a digital logic circuit is provided. The method comprises drawing power to drive a digital logic integrated circuit; performing one or more switching operations with the digital logic integrated circuit; learning at least one bypass current setpoint based on a voltage powering the digital logic integrated circuit while performing the one or more switching operations.Type: GrantFiled: January 26, 2006Date of Patent: September 23, 2008Assignee: Honeywell International Inc.Inventors: Thomas J. Bingel, Deanne Tran
-
Patent number: 7423454Abstract: A high-speed signaling system with adaptive transmit pre-emphasis. A transmit circuit has a plurality of output drivers to output a first signal onto a signal path. A receive circuit is coupled to receive the first signal via the signal path and configured to generate an indication of whether the first signal exceeds a threshold level. A first threshold control circuit is coupled to receive the indication from the receive circuit and configured to adjust the threshold level according to whether the first signal exceeds the threshold level. A drive strength control circuit is coupled to receive the indication from the receive circuit and configured to adjust a drive strength of at least one output driver of the plurality of output drivers according to whether the first signal exceeds the threshold level.Type: GrantFiled: October 3, 2006Date of Patent: September 9, 2008Assignee: Rambus Inc.Inventors: Vladimir M. Stojanovic, Andrew C. C. Ho, Anthony Bessios, Fred F. Chen, Elad Alon, Mark A. Horowitz
-
Patent number: 7417451Abstract: A method and system for minimizing sub-threshold leakage in a logic block is disclosed. An NDR isolation device is coupled between the logic block and ground to form a virtual ground node. To put the logic block into sleep mode, the virtual ground control device raises the voltage at the virtual ground node above an isolation voltage, which causes NDR isolation device isolates the virtual ground node from ground. The virtual ground control device can then raise the voltage at the virtual ground node to the positive supply voltage to eliminate sub-threshold leakage currents the logic block. Alternatively, the virtual ground control device can raise the voltage at the virtual ground node to the positive supply voltage minus a retention voltage so that storage elements in the logic block can retain state information while still greatly reducing sub-threshold leakage current.Type: GrantFiled: October 7, 2005Date of Patent: August 26, 2008Assignee: Synopsys, Inc.Inventor: Jamil Kawa
-
Patent number: 7417458Abstract: In a gate driving circuit and a display apparatus having the same, a ripple preventing part is connected to a pull-up part and a control terminal (Q-node) to reset the Q-node. The ripple preventing part includes a first ripple preventing device that resets the Q-node during a high period of the first clock within a (n?1)H period, and a second ripple preventing device that resets the Q-node during a high period of a second clock within the (n?1)H period. A back-flow preventing device is connected between a previous carry node and the second ripple preventing device to prevent an electric charge of the Q-node from flowing back to the previous carry node.Type: GrantFiled: August 17, 2007Date of Patent: August 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Byeong-Jae Ahn, Sung-Man Kim, Bong-Jun Lee, Hong-Woo Lee
-
Patent number: 7411414Abstract: Circuits and related methods are provided for buffering reference voltages from noise associated with output driver transistors. In one example, an output driver buffer circuit includes an output driver transistor adapted to adjust an output voltage of an output pad. The circuit also includes a pre-driver circuit connected to a gate of the output driver transistor. The pre-driver circuit is adapted to receive a reference voltage to control the output driver transistor. The pre-driver circuit includes a precharged capacitor, a first switch adapted to connect the capacitor to the gate, and a second switch adapted to connect the reference voltage to the gate. The second switch is adapted to operate following a time period after the capacitor is connected to the gate. The capacitor is adapted to buffer noise associated with the output driver transistor during the time period.Type: GrantFiled: October 23, 2007Date of Patent: August 12, 2008Assignee: Lattice Semiconductor CorporationInventors: Nathan Robert Green, Loren L. McLaury
-
Patent number: 7408377Abstract: A driving circuit is for an output buffer stage, with high speed and reduced noise induced on the power supply. The driving circuit may include first and second circuit portions, each intended for the generation of a respective driving signal for a corresponding transistor of the buffer stage. Each portion may include a final stage with a complementary pair of MOS transistors inserted between two supply voltage references, and a third MOS transistor having its conduction terminals connected between one of the voltage references and an interconnection node of the complementary pair and receiving, on its control terminal, an activation pulse signal coming from a logic network incorporating at least one delay chain.Type: GrantFiled: October 21, 2005Date of Patent: August 5, 2008Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Castagna, Salvatore Imbesi, Salvatore Mazzara, Salvatore Polizzi
-
Patent number: 7394290Abstract: A semiconductor integrated circuit with low power consumption is provided. In one embodiment, the semiconductor integrated circuit includes a logic circuit portion that is connected between a first power line and a virtual ground line. The logic circuit portion includes at least one NMOS transistor having a first threshold voltage and at least one PMOS transistor having a second threshold voltage. The semiconductor integrated circuit further includes a first MOS transistor, which is connected between the virtual ground line and a ground voltage, where the first MOS transistor has the first threshold voltage and applies the ground voltage to the virtual ground line in an active state.Type: GrantFiled: June 7, 2006Date of Patent: July 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hun Seo, Jong-Hyun Choi
-
Patent number: 7382151Abstract: A first clock signal of frequency F is used to couple data to an off-chip driver (OCD) using a master/slave flip flop (FF), wherein the master latch is clocked with the first clock signal and the slave latch is clocked with the complement of the first clock signal. A second clock signal of frequency F/2 is generated from the first clock signal. The second clock signal is shifted a time equal to substantially one-half the cycle of the first clock signal. In one embodiment, the second clock is shifted using a delay line circuit. In another embodiment, the second clock is shifted using a master/slave FF, wherein the master latch is clocked with the complement of the first clock signal and the slave latch is clocked with the first clock signal. The logic state transitions of the data between edges of the propagating clock thereby reducing coupling to the clock transitions and thus reducing edge jitter.Type: GrantFiled: December 15, 2006Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Bao G. Truong, Daniel Mark Dreps, Anand Haridass, John C. Schiff, Joel D. Ziegelbein
-
Publication number: 20080122478Abstract: This document discusses, among other things, output slew rate control. Methods and structures are described to provide slew rate control of an output driver circuit such as a DRAM output driver on a die. A selectable combination of series coupled transistors are configured as a parallel array of complementary inverter pairs to provide a divided voltage to a calibrator. The calibrator is configured to respond to a differential voltage to adjust the divided voltage such that the differential voltage is forced to zero. The calibrator outputs a plurality of discrete signals from an up/down counter to switch on and off the individual transistors of the parallel array to increase and decrease a collective current. In some embodiments, transistor channel currents are modulated to step-adjust a voltage based on a ratio associated with a static resistance. In various embodiments, the divided voltage is an analog voltage based on a resistance associated with trim circuitry.Type: ApplicationFiled: November 3, 2006Publication date: May 29, 2008Inventor: Shizhong Mei
-
Patent number: 7378878Abstract: The programmable slew rate driver uses separate and programmably selectable resistors for time constants for on and off transitions on the NMOS and PMOS output transistors. By proper setting of gate voltage time constants and overlap of NMOS and PMOS “on” times, a desired output slew rate is accomplished, having a smooth output transition, without generation of shoot-through current. The programmable slew rate driver includes a first driver transistor coupled between the first supply voltage and output, a second driver transistor coupled between the second supply voltage and output, a plurality of upper transition blocks coupled in parallel and a plurality of lower transition blocks coupled in parallel between the first and second supply voltage. The rates of change and overlap of the gate voltages are in turn substantially determined by the resistance of the lower transition control blocks and the capacitance of the gate of the second driver transistor.Type: GrantFiled: April 27, 2005Date of Patent: May 27, 2008Assignee: Broadcom CorporationInventor: Donald E. Major
-
Patent number: 7375556Abstract: An advanced repeater utilizing signal distribution delay. In accordance with a first embodiment of the present invention, such an advanced repeater circuit comprises an output stage for driving an output signal line responsive to an input signal and a feedback loop coupled to said output signal line for changing state of said output stage subsequent to a delay after a transition of said output signal. The delay is due to transmission line effects of said output signal line.Type: GrantFiled: June 30, 2005Date of Patent: May 20, 2008Assignee: Transmeta CorporationInventors: Scott Pitkethly, Robert Paul Masleid
-
Patent number: 7375546Abstract: Methods of compensating for power supply variations in an integrated circuit. During operation of the IC die, a power supply voltage level is monitored. When the power supply voltage level drops below a specified level, a performance compensation circuit in the IC is enabled, bringing a first delay (e.g., the rising delay) for a compensated circuit in the IC more closely into alignment with a second delay (e.g., a falling delay) for the circuit. When the power supply voltage level exceeds the specified level, the performance compensation circuit is disabled. When the IC is a programmable IC, for example, the compensated circuit can be a programmable interconnect multiplexer of the programmable IC. In these embodiments, the power supply voltage level for the pass transistors in the interconnect multiplexer can be monitored and compensated for as described above.Type: GrantFiled: June 8, 2006Date of Patent: May 20, 2008Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Publication number: 20080111580Abstract: An output buffer circuit for improving an output during state transitions of CMOS buffers driving transmission line loads. The circuit generates variable output impedance proportional to the load transmission line impedance. The buffer includes an output stage, such as pull up/pull down drivers for receiving an input signal and generating an output signal. The pull up/pull down drivers are biased by a circuit that generates a control signal and varies its conductivity according to the control signal. The pull up/pull down drivers initially provide a relatively low impedance to reach a desired level during the initial transition period of the output and then slowly varies its impedance in response to the control signal to suppress the ringing effect. The control circuit coupled to the input node, output node and the power supply node to generate a control signal that biases the pull up/pull down driver.Type: ApplicationFiled: August 30, 2007Publication date: May 15, 2008Applicant: STMicroelectronics Pvt. Ltd.Inventors: Ankit Kumar Rathi, Ankit Srivastava, Paras Garg
-
Patent number: 7372295Abstract: A calibration circuit block includes a first resistor network, a second resistor network, and a feedback loop. The first resistor network includes a set of transistors and receives a constant current from a constant current source. The second resistor network receives a tracking current from a tracking current source. The impedance of the second resistor network changes with temperature and process variations on the integrated circuit. The tracking current source compensates for variations in the impedance of the second resistor network that are caused by process and temperature variations to maintain a constant reference voltage at the second resistor network. The feedback loop generates calibration control signals for controlling the conductive states of the transistors in the first resistor network. The feedback loop adjusts the calibration control signals to maintain a constant impedance in the first resistor network.Type: GrantFiled: December 22, 2006Date of Patent: May 13, 2008Assignee: Altera CorporationInventor: Kwong-Wen Wei
-
Publication number: 20080106297Abstract: A slew rate controlled output buffer. The slew rate controlled output buffer comprises a pre-driver circuit having a data input node and a data output node and a driver circuit coupled to the output node of the pre-driver circuit. The pre-driver circuit comprises a plurality of inverters connected in parallel, each having an input terminal coupled to the input node and an output terminal coupled to the output node, wherein at least one of the inverters is selectively disabled by a slew rate control signal via a slew rate controller. The driver circuit is driven by an output signal of the pre-driver circuit.Type: ApplicationFiled: November 1, 2007Publication date: May 8, 2008Applicant: MEDIATEK INC.Inventor: Che-Yuan Jao
-
Patent number: 7365563Abstract: Multiplexer circuits that can be programmed to selectively balance the rising and falling delays through the circuits in the presence of process variations and/or variations in power levels. These multiplexer circuits can be used, for example, as programmable interconnect multiplexers in the interconnect structures of programmable logic devices (PLDs). A multiplexer circuit includes a multiplexer (e.g., driven by a plurality of interconnect lines in a PLD), a logic gate (e.g., an inverter) driven by the multiplexer, and a performance compensation circuit. The performance compensation circuit is coupled to the output terminal of the inverter, and has a compensation enable input terminal. The performance compensation circuit is coupled to adjust a trip point of the logic gate based on a value of a signal provided on the compensation enable input terminal.Type: GrantFiled: June 8, 2006Date of Patent: April 29, 2008Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 7362129Abstract: Methods of compensating for process variations in an integrated circuit. Multiplexer circuits can be programmed to balance the rising and falling delays through the circuits in the presence of process variations. These multiplexer circuits can be used, for example, as programmable interconnect multiplexers in the interconnect structures of PLDs. During wafer sort or final test, a process corner can be determined for each die. One or more E-fuses can be set to predetermined level(s) to program the process corner information into the die, or the values can be stored in some other type of non-volatile memory. The stored values are utilized by the programmable multiplexer circuits to optionally adjust the rising and/or falling delays through the multiplexer circuits to achieve a balance between the rising and falling delays.Type: GrantFiled: June 8, 2006Date of Patent: April 22, 2008Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 7362061Abstract: A gate driver for forcing a power transistor including a gate electrode insulated with oxide film into conduction or shut-off, the gate driver includes a first current source for outputting a first current value to raise an electric potential of the gate electrode for changing shut-off state of the power transistor to conductive state; and a second current source for outputting a second current value to lower the electric potential of the gate electrode for changing the conductive state of the power transistor to the shut-off state. The first current value and the second current value are assigned based on at least one kind of current-source control information. This structure allows preparing an appropriate speed of forcing the power transistor into conduction or shut-off with a small number of elements, and the gate driver can be used with ease for driving power transistors having different output sizes.Type: GrantFiled: October 21, 2003Date of Patent: April 22, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahiro Yasohara, Koji Kameda, Kazuaki Sakurama
-
Patent number: 7362126Abstract: A floating CMOS input circuit is disclosed that does not draw direct current. The floating CMOS input circuit comprises a first inverter circuit that is capable of being coupled to an input voltage (Vin) and an n-channel pull-down transistor (N1) that is coupled to the first inverter circuit. The n-channel pull-down transistor (N1) pulls the input voltage (Vin) on the first inverter circuit to a hard ground when the input voltage (Vin) is not driven high. This eliminates the leakage of direct current in the first inverter circuit. The floating CMOS input circuit also powers up in a known state.Type: GrantFiled: August 17, 2005Date of Patent: April 22, 2008Assignee: National Semiconductor CorporationInventor: Joseph Douglas Wert
-
Patent number: 7358772Abstract: A clock driving circuit and a method of driving a plurality of output lines for a PC architecture are disclosed. The clock driving circuit includes a clock generating circuit coupled to an output buffer for the PC having a plurality of output lines connected to a plurality of output loads having output load impedances. The output lines are driven differentially at an output voltage lower than a supply voltage. The circuit includes a voltage node having a voltage node impedance. The voltage node is maintained at substantially the output voltage. The circuit includes a current sinking transistor that sinks current from the voltage node. The current sinking transistor is operated in a linear region characterized by an ohmic resistance determined by the size of the current sinking transistor. The impedance of the voltage node is matched to one of the load impedances by sizing the current sinking transistor.Type: GrantFiled: February 28, 2005Date of Patent: April 15, 2008Assignee: Silego Technology, Inc.Inventors: Jie Chen, Ting-Yen Chiang, Kuang-Yu Chen, Chen Yu Wang, Joe Froniewski
-
Patent number: 7352815Abstract: Apparatus and method for counteracting high frequency attenuation of a differential input data signal as the signal is conducted through a data link. A differential input data signal is transmitted from a transmitter to a receiver through a data link. The data eye of the differential input data signal is modified at the transmitter in response to feedback from the receiver where the extent of the data eye of the differential input data signal, after being conducted through the data link, is determined. The feedback to the transmitter, dependent on the determination of the extent of the data eye, controls the data eye at the transmitter and the equalization of the differential input data signal by adapting the differential input data signal to anticipate high frequency attenuation of the differential input data signal in the data link.Type: GrantFiled: June 23, 2003Date of Patent: April 1, 2008Assignee: International Business Machines CorporationInventors: Hibourahima Camara, Joseph Natonio, Karl D. Selander, Michael A. Sorna, Jeremy K. Stephens, Daniel W. Storaska
-
Patent number: 7352204Abstract: A skew correction system incorporated into a transmitter forwarding a differential signal on a differential lane monitors returning signal reflections when the receiving end of the differential lane is appropriately terminated. Based on an analysis of the reflections, the skew correction system adjusts the relative timing of complementary edges of the differential signal departing the transmitter so as to substantially eliminate skew at the receiving end of the differential lane.Type: GrantFiled: April 28, 2006Date of Patent: April 1, 2008Assignee: Warpspeed Chips, LLCInventor: Arnold M. Frisch
-
Patent number: 7348811Abstract: A signaling circuit having reduced parasitic capacitance. The signaling circuit includes a plurality of driver circuits each having an output coupled to a first output node, and a plurality of select circuits each having an output coupled to a control input of a corresponding one of the driver circuits. Each of the select circuits includes a control input to receive a respective select signal and a plurality of data inputs to receive a plurality of data signals. Each of the select circuits is adapted to select, according to the respective select signal, one of the plurality of data signals to be output to the control input of the corresponding one of the driver circuits.Type: GrantFiled: October 14, 2005Date of Patent: March 25, 2008Assignee: Rambus Inc.Inventors: Fred F. Chen, Vladimir M. Stojanovic
-
Patent number: 7348794Abstract: Disclosed is an output buffer including a first output buffer for data for receiving a data signal and outputting an output signal from an output terminal, a second output buffer with an output end thereof connected to the output terminal, and a selection circuit. The selection circuit receives a control signal indicating whether de-emphasis enabled or de-emphasis is disabled and performs switching control so that when the control signal indicates that the de-emphasis is disabled, the second output buffer is deactivated, when the control signal indicates that the de-emphasis is enabled, emphasis data obtained on delaying the data signal through a delay circuit is supplied to an input end of the second output buffer, thereby causing the second output buffer to operate as a de-emphasis buffer, and when a test control signal is of a value indicating an amplitude margin test, the data signal is selected to be supplied to the input end of the second output buffer.Type: GrantFiled: August 8, 2006Date of Patent: March 25, 2008Assignee: NEC Electronics CorporationInventor: Makoto Tanaka
-
Patent number: 7339397Abstract: A data output apparatus and method in a global input and output (GIO) line transmits data via the GIO line. This data output apparatus includes a read driver driven responsive to an input of read data for inverting and amplifying the data to output inverted and amplified data onto the GIO line, a GIO termination unit driven responsive to a termination signal for rising or falling a voltage level on the GIO line by a preset level, prior to driving the data onto the GIO line by the read driver, and a receiver driven responsive to the read data transmitted through the GIO line for inverting and amplifying the read data to provide inverted and amplified data. This data output apparatus can enable a high rate data transmission by decreasing a swing width of data transmitted via the GIO line and also reduce a coupling noise on adjacent lines.Type: GrantFiled: July 8, 2005Date of Patent: March 4, 2008Assignee: Hynix Semiconductor Inc.Inventor: Jong-Chern Lee
-
Patent number: 7330047Abstract: A receiver circuit arrangement includes a receiver circuit an input for receiving an input signal an output for outputting an output signal and an inverter circuit with switching transistors. The input signal is fed to the receiver circuit. At least one control transistor is connected in series with the switching transistors. A control circuit is connected on the input side to a terminal for a reference voltage and on the output side to the control terminal of the control transistor of the inverter circuit. The control circuit is designed such that the control transistor is driven by the regulating switching circuit in the event of deviations of the reference voltage from a voltage value in a reference operating state with a control voltage that deviates with respect to the reference operating state.Type: GrantFiled: January 13, 2005Date of Patent: February 12, 2008Assignee: Infineon Technologies AGInventor: Michael Bernhard Sommer
-
Patent number: 7330054Abstract: A leakage efficient anti-glitch filter. In accordance with a first embodiment of the present invention, a leakage efficient anti-glitch filter comprises a delay element and a coincidence detector element for detecting coincidence of an input signal to the delay element and an output of the delay element. The delay elements may comprise stacked inverter circuits or stacked NAND gates.Type: GrantFiled: December 23, 2004Date of Patent: February 12, 2008Assignee: Transmeta CorporationInventor: Robert Paul Masleid
-
Patent number: 7330049Abstract: An integrated circuit is provided with body bias generation circuitry. The body bias generation circuitry generates a body bias signal that is provided to transistors on a body bias path. The body bias generation circuitry contains an active latch-up prevention circuit that clamps the body bias path at a safe voltage when potential latch-up conditions are detected. The level of body bias signal that is generated by the body bias circuitry is adjustable. The body bias generation circuitry regulates the body bias voltage on the body bias path using a p-channel control transistor. An isolation transistor is coupled between the p-channel control transistor and the body bias path. During potential latch-up conditions, the isolation transistor is turned off to isolate the body bias path from ground. Control circuitry adjusts a body bias voltage that is applied to body terminals in the p-channel control transistor and isolation transistor.Type: GrantFiled: March 6, 2006Date of Patent: February 12, 2008Assignee: Altera CorporationInventor: Srinivas Perisetty
-
Patent number: 7321240Abstract: The invention relates to a driver circuit for binary signals, said circuit having two branch circuits which are connected in parallel with one another between an input node and an output node, the first of which branch circuits contains an output stage which, in response to the first binary value of a binary signal that is applied to the input node, connects the output node to a first logic potential via a first nonreactive resistor, and the second of which branch circuits contains an output stage which, in response to the second binary value of the binary signal that is applied to the input node, connects the output node to a second logic potential via a second nonreactive resistor. According to the invention, the driver circuit contains a duty ratio control device for setting the signal propagation time from the input node to the output stage of one branch circuit relative to the signal propagation time from the input node to the output stage of the other branch circuit.Type: GrantFiled: December 22, 2005Date of Patent: January 22, 2008Assignee: Infineon Technologies AGInventor: Andre Schaefer
-
Patent number: 7321236Abstract: Apparatus and methods are disclosed for improving the performance of a programmable logic device (PLD). A PLD includes a memory cell configured to provide a pair of voltages to a gate of a pass transistor and a body of the pass transistor, respectively.Type: GrantFiled: February 7, 2007Date of Patent: January 22, 2008Assignee: Altera CorporationInventors: Irfan Rahim, Jeffrey T. Watt
-
Patent number: 7319342Abstract: A data acceleration device may include a pull-up driver for driving a pull-up in response to the signal level on a first node, a pull-down driver for driving a pull-down in response to the signal level on the first node, a first pull-up circuit for pull-up driving a second node which is electrically coupled with the first node, in response to an output signal from the pull-up driver, a first pull-down circuit for pull-down driving the second node, in response to an output signal from the pull-down driver, a delay circuit for delaying a signal from the second node by a preset time to output a delayed signal, a first switch for switching an operation of the first pull-up circuit in response to an output signal from the delay circuit, and a second switch for switching an operation of the first pull-down circuit in response to the output signal from the delay circuit. Also, there is presented a data transmission apparatus including the data acceleration device.Type: GrantFiled: February 6, 2007Date of Patent: January 15, 2008Assignee: Hynix Semiconductor Inc.Inventor: Ki Chang Kwean
-
Patent number: 7315186Abstract: An equalized driver includes a voltage mode driver to drive data on a conductor and a current mode driver to provide equalization.Type: GrantFiled: June 6, 2005Date of Patent: January 1, 2008Assignee: Intel CorporationInventors: Aaron K. Martin, William Dawson Kesling, Ravindran Mohanavelu
-
Patent number: 7312628Abstract: A cable area network (CAN) bus termination (100) is provided by an interface 104 operably coupling a cable detection input pin (3), a switch (120) and a termination resistance (130) to detect the presence and absence of one or more cables (108). The termination resistance (130) is automatically enabled to create terminations at end nodes and is automatically disabled to provide a daisy-chain connection between interim nodes of a multi-cable system.Type: GrantFiled: November 29, 2005Date of Patent: December 25, 2007Assignee: Motorola, Inc.Inventors: Timothy R. Houston, Charles E. Browder, Carlos A. Garrafa
-
Patent number: 7307447Abstract: A circuit design method and transmitter that enables flexible control of amplitude, pre-emphasis, and slew rate utilizing a design of a segmented self-series terminated (SSST) transmitter having a parallel configuration of multiple, individually controllable segments of dual pull-up and pull-down transistors. Amplitude control, slew rate control and pre-emphasis control are enabled by manipulation/selection of normal or inverted inputs for the various segments. Also provided is a mechanism for providing/maintaining accurate output across a self-series terminated (SST) transmitter by regulating the supply voltage. Regulation of the supply voltage allows compatibility with conventional serial link receiver termination voltages and protects the transmitter output devices when those voltages are larger than the normal supply for the devices.Type: GrantFiled: October 27, 2005Date of Patent: December 11, 2007Assignee: International Business Machines CorporationInventors: Steven M. Clements, William P. Cornwell, Carrie E. Cox, Hayden C. Cranford, Jr., Todd M. Rasmus
-
Patent number: 7304503Abstract: Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability, is provided and described. In one embodiment, switches are set to a first switch position to operate the repeater circuit in the high performance repeater mode. In another embodiment, switches are set to a second switch position to operate the repeater circuit in the normal repeater mode.Type: GrantFiled: June 28, 2004Date of Patent: December 4, 2007Assignee: Transmeta CorporationInventors: Robert Paul Masleid, Vatsal Dholabhai
-
Patent number: 7304504Abstract: An output driver of a semiconductor device, removing the inter-symbol interference noise in data transmission in order to achieve a signal integrity, includes a main driver for driving an output terminal and a supporting driver for controlling the inter-symbol interference noise. The supporting driver is provided with a pull up supporting driver for pulling up the output terminal by detecting a transmission pattern of an output data and a pull down supporting driver for pulling down the output terminal by detecting the transmission pattern of the output data.Type: GrantFiled: October 21, 2005Date of Patent: December 4, 2007Assignee: Hynix Semiconductor Inc.Inventors: Hee-Bok Kang, Jin-Hong Ahn
-
Patent number: 7301364Abstract: Disclosed is an output buffer circuit provided with a pre-emphasis function, including a first buffer circuit, receiving a first logic signal to drive a transmission line, and a second buffer circuit. The second buffer circuit includes an inverting buffer, receiving a second logic signal that is in a predetermined logical relationship with respect to the aforementioned first logic signal, and having outputs connected in common with an output of the aforementioned first buffer circuit, a first switch, connected across the inverting buffer and a first power supply, and controlled to be turned on or off based on a signal supplied to a control terminal, and a second switch, connected across the inverting buffer and a second power supply and controlled to be turned on or off based on a signal supplied to a control terminal in association operatively with the first switch.Type: GrantFiled: October 4, 2005Date of Patent: November 27, 2007Assignee: NEC Electronics CorporationInventor: Yasutaka Uenishi