Frequency Multiplication (e.g., Harmonic Generation, Etc.) Patents (Class 327/119)
-
Patent number: 7509104Abstract: A double conversion RF tuner includes an up-conversion unit and a down-conversion unit. The up-conversion unit up converts a received radio frequency (RF) signal corresponding to a first frequency band to a first intermediate frequency (IF) signal and up-converts the received RF signal corresponding to a second frequency band higher than the first frequency band to a second IF frequency. The down conversion unit down converts one of the first and second IF signals outputted from the up-conversion unit to a final IF signal.Type: GrantFiled: July 14, 2005Date of Patent: March 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Hyun Song
-
Publication number: 20090072870Abstract: A digital signal processing circuit performs a predetermined computation processing on input data sequentially input at a first frequency, and generates output data of a second frequency oversampled to n times (n is an integer greater than or equal to 2). A computation processing unit collectively computes m (m is 2?m?n) successive output data in output data at n sampling timings after oversampling. A data holding unit holds data at a predetermined sampling timing in the data generated in the computation processing unit. An output data holding unit holds data at m sampling timings to be output. An output data generating unit sequentially outputs m output data obtained by the computation processing unit according to a second frequency.Type: ApplicationFiled: December 19, 2007Publication date: March 19, 2009Applicant: ROHM CO., LTD.Inventor: Hirofumi Inada
-
Publication number: 20090051394Abstract: A method of generating an output signal from an input signal includes a step of generating a set of n signals, n being an integer greater than or equal to 3, by generating a signal for each integer i such that 0?i?(n?1), each signal within the set having the same frequency and approximately equal amplitude and a phase equal to (360/n)i degrees. The method also includes a step of inputting each of the set of n signals to a gate terminal of a corresponding one of a set of n transistors. Each of the transistors has a source terminal electrically connected to a common voltage drain and each of the transistors has a drain terminal electrically connected to a coupling. The coupling is electrically connected to a common voltage source. The output signal at the coupling has a frequency equal to the frequency of the input signal multiplied by n.Type: ApplicationFiled: May 27, 2008Publication date: February 26, 2009Inventors: Scott Kevin Reynolds, Mehmet Soyuer, Chinmaya Mishra
-
Patent number: 7495484Abstract: A programmable frequency multiplier device which includes a frequency doubler section configured to receive an input signal having a frequency f, and to output doubled signals, each of the doubled signals having a frequency 2n×f (n=0, 1, 2, . . . ); a selector section configured to select a plurality of the doubled signals output from the frequency doubler section, and to output the plurality of the selected doubled signals as selected signals; and a frequency summation section configured to multiply the selected signals, and to output a multiplied signal having a frequency fout=f×(m020+m121+ . . . +mk2k+ . . . +mn2n), wherein mk=0 or 1, and k=0, 1, . . . , n.Type: GrantFiled: July 30, 2007Date of Patent: February 24, 2009Assignee: General Instrument CorporationInventor: Branislav A. Petrovic
-
Patent number: 7495496Abstract: The present invention is to provide a method and circuit for producing spread spectrum and over clock, which includes a primary circuit and a secondary circuit, wherein the primary circuit uses a frequency division technique based on phase swallow to achieve a high frequency resolution clock signal, and the secondary circuit multiplies the frequency of the output clock signal of the primary circuit, so as to expand its frequency range.Type: GrantFiled: June 30, 2006Date of Patent: February 24, 2009Assignee: Realtek Semiconductor Corp.Inventors: Peng-Zhan Zhang, Li-Jun Gu, Ran Ding
-
Publication number: 20090033378Abstract: A programmable frequency multiplier device which includes a frequency doubler section configured to receive an input signal having a frequency f, and to output doubled signals, each of the doubled signals having a frequency 2n×f (n=0, 1, 2, . . . ); a selector section configured to select a plurality of the doubled signals output from the frequency doubler section, and to output the plurality of the selected doubled signals as selected signals; and a frequency summation section configured to multiply the selected signals, and to output a multiplied signal having a frequency fout=f×(m020+m121+ . . . +mk2k+ . . . +mn2n), wherein mk=0 or 1, and k=0, 1, . . . , n.Type: ApplicationFiled: July 30, 2007Publication date: February 5, 2009Applicant: GENERAL INSTRUMENT CORPORATIONInventor: Branislav A. Petrovic
-
Patent number: 7486124Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: March 29, 2007Date of Patent: February 3, 2009Assignee: Broadcom CorporationInventor: Armond Hairapetian
-
Publication number: 20090015300Abstract: Apparatus for producing a signal, comprising a capacitor; a first current source for one of charging and discharging the capacitor over a first time period; a second current source for one of discharging and charging the capacitor over a first portion of a second time period; a detector for detecting when the voltage across the capacitor is substantially a first voltage and controlling the second current source for a second portion of the second time period to substantially maintain the voltage across the capacitor; and an apparatus output for indicating when the voltage across the capacitor is one of above and below the first voltage.Type: ApplicationFiled: July 10, 2007Publication date: January 15, 2009Applicant: Jennic LimitedInventor: Timothy L. Farnsworth
-
Patent number: 7466786Abstract: A rational number frequency multiplier circuit and a method for generating rational number multiple frequency are disclosed. The circuit receives a plurality of input signals having the same frequency and different phase, and outputs at least one multiple frequency signal. The rational number frequency multiplier circuit includes a frequency divider module, for receiving and dividing the input signals to output frequency-divided signals having the same frequency and different phase; a first phase synthesis module and a second phase synthesis module for receiving and synthesizing the frequency-divided and input signals respectively into a plurality of first pulse period signals and second pulse period signals; and an adder for receiving and combining the first pulse period signals and the second pulse period signals into the multiple frequency signal according to the desired multiplication of the frequency.Type: GrantFiled: August 24, 2005Date of Patent: December 16, 2008Assignee: Prolific Technology Inc.Inventors: Wen-Hwa Chou, Yu-Kuo Chen, Kuo-Jen Kuo
-
Patent number: 7459946Abstract: In a circuit arrangement for generation of a reference signal with an oscillation generator, a phase-controlled filter and a frequency multiplier are arranged downstream from the oscillation generator. The frequency multiplier is connected with an output for emission of the reference signal.Type: GrantFiled: May 30, 2006Date of Patent: December 2, 2008Assignee: Siemens AktiengesellschaftInventors: Jan Bollenbeck, Markus Vester
-
Patent number: 7456666Abstract: A frequency multiplier circuit comprising a delay line receiving at one end thereof a reference clock for generating clock tap outputs from respective ones of a plurality of period matched delay elements; a clock combining circuit responsive to pairs of tap outputs for generating a rising and falling edge of an output clock pulse from respective ones of the pairs whereby the output clock period is less than the input clock period.Type: GrantFiled: July 28, 2006Date of Patent: November 25, 2008Assignee: Mosaid Technologies, Inc.Inventor: Paul W. Demone
-
Patent number: 7447511Abstract: A method and a device for equalizing mode selection are disclosed. The method comprises steps of: providing first sampling pulses in response to an equalized signal; providing second sampling pulses lagging behind the first sampling pulses for a pre-determined phase shift for sampling the equalized signal; establishing a first observing window and a second observing window according to the first sampling pulses and the second sampling pulses, so as to determine whether each of a plurality of equalizing modes is good or bad; and selecting one equalizing mode among the plurality of equalizing modes.Type: GrantFiled: June 1, 2005Date of Patent: November 4, 2008Assignee: Mstar Semiconductor, Inc.Inventors: Ke-Chiang Huang, Kuo-Feng Hsu, Jiunn-Yih Lee, Hsian-Feng Liu
-
Publication number: 20080258783Abstract: A frequency multiplier device including a plurality of multipliers, each of which has a first input port, a second input port and an output port; a first combiner coupled to the plurality of multipliers so as to receive an output signal from at least two of the plurality of multipliers, the first combiner outputting a first output signal; and a second combiner coupled to the plurality of multipliers so as to receive an output signal from at least two of the plurality of multipliers, the second combiner outputting a second output signal.Type: ApplicationFiled: April 19, 2007Publication date: October 23, 2008Applicant: GENERAL INSTRUMENT CORPORATIONInventor: Branislav A. Petrovic
-
Patent number: 7436166Abstract: The invention is directed to a digital phase detector that comprises a splitter and phase shifter to receive a signal of a device under test and produce a first signal that is substantially identical to the received signal and a second signal that is phase shifted relative to the first signal. A first analog-to-digital channel processes the first signal to produce an in-phase and quadrature signals. The second signal is processed by a second analog-to-digital channel to produce a second set of in-phase and quadrature signals. The two sets of in-phase and quadrature signals are used to determine a phase difference between the signal of the device under test and a local oscillator signal associated with the two analog-to-digital channels. The invention is further directed to a direct digital synthesizer that is capable of use within the digital phase detector and in other applications.Type: GrantFiled: June 4, 2007Date of Patent: October 14, 2008Assignee: Timing Solutions CorporationInventor: Wayne E. Solbrig
-
Publication number: 20080224742Abstract: An on-chip clock multiplier for outputting a fast clock that is approximately a predetermined multiple n of a slow clock. The multiplier utilizing a high-speed oscillator to generate a high-frequency base signal. A lower frequency signal is generated using the high-frequency base signal as a function of the output of a rollover counter that counts from a seed value to a terminal value. A saturation counter is used to determine whether no more than n pulses of the lower frequency signal occur within a single cycle of the slow clock. If not, the lower frequency signal is iteratively slowed by changing the seed value until no more than n pulses of the lower frequency signal occur within a single cycle of the slow clock. When this iteration is done, the fast clock having a frequency that is approximately n times the frequency of the slow clock is output.Type: ApplicationFiled: March 16, 2007Publication date: September 18, 2008Inventor: Gerald P. Pomichter
-
Publication number: 20080211549Abstract: A pulse generator including a pulsed switch (12), for example a diode, connected between an input source (14), such as an oscillator, and a frequency multiplier (16).Type: ApplicationFiled: September 21, 2005Publication date: September 4, 2008Applicant: THE UNIVERSITY COURT OF THE UNIVERSITY OF ST ANDREInventors: David Robert Bolton, Graham Smith
-
Patent number: 7414443Abstract: A device is provided for multiplying the pulse frequency of a pulse train signal. The device includes input means for the signal and means for accessing the signal at points with a predetermined phase difference between them. The device additionally comprises means at a first level for combining accessed signal pairs, with one and the same phase distance within all the combined pairs, the output from each first level combining means being a pulse train. The device additionally comprises combining means at a second level for combining the pulse trains from the first level, and the combining means at the first level are such that the pulses in their output pulse trains have rise flanks which always coincide with the rise flank of the first signal in the combined accessed signal pairs, and fall flanks which always coincide with the fall flanks of the second signal in said pair.Type: GrantFiled: December 10, 2003Date of Patent: August 19, 2008Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Harald Jacobsson, Thomas Lewin
-
Patent number: 7394299Abstract: A digital clock frequency multiplier (100) for increasing an input frequency of an input clock signal includes a generator (102) that receives the input clock signal and a high frequency digital signal. The generator (102) divides a count (Nhf) of a number of cycles of the high frequency digital signal in one period of the input clock signal by a predetermined multiplication factor (MF) for generating an output clock signal. The output clock signal has a predetermined output frequency.Type: GrantFiled: October 3, 2006Date of Patent: July 1, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Sanjay K. Wadhwa, Deeya Muhury, Pawan K. Tiwari
-
Patent number: 7388412Abstract: A clock multiplier includes a phase-locked loop (PLL), a bias generator, a counter, a selection circuit, a flip-flop, a phase comparator, a delay controller and a variable delay circuit. The variable delay circuit, which is biased by a delay cell bias signal, delays a reference signal by a first delay time and by a second time that is longer than the first delay time, and generates a first feedback signal corresponding to the first delay time, and a second feedback signal corresponding to the second delay time. Therefore, a clock multiplier may reduce the size of a delay cell and may be designed to be insensitive to changes in environmental conditions, such as a process, a voltage, a temperature, and so on.Type: GrantFiled: August 14, 2006Date of Patent: June 17, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-Min Jung
-
Patent number: 7373113Abstract: A reference frequency generation method and apparatus for communication systems that transmit and receive data by use of an ultra wide band of at least two frequency groups having at least two reference frequencies. The method and apparatus generate the reference frequencies by generating generation frequencies by use of a frequency generated from the local oscillator, and generating adjustment frequencies for adjusting the generation frequency. One generation frequency and one adjustment frequency are selected from the generation frequencies and adjustment frequencies, and the reference frequencies are generated by use of the selected generation frequency and adjustment frequency.Type: GrantFiled: November 2, 2004Date of Patent: May 13, 2008Assignees: Samsung Electronics Co., Ltd., Staccato Communications, Inc.Inventors: Woo-Kyung Lee, Wan-jin Kim
-
Patent number: 7340233Abstract: An integrated circuit may include a receiver and/or a transmitter that performs third order sub-harmonic conversion. The integrated circuit may include a Gilbert cell active mixer with three or more serially-connected transistors in each of the mixer's four branches. Alternatively, the integrated circuit may include a quad-ring passive resistive mixer with three or more serially-connected transistors in each of the mixer's four branches. Alternatively, the integrated circuit may include a logic circuit and a mixer. The logic circuit may apply logic operations to periodic logic signals having a local frequency and to delayed versions thereof to produce reference signals having a dominant spectral component at three times the local frequency. The mixer may mix input signals with the reference signals to produce output signals having a dominant spectral component at three times the local frequency less a center frequency of the input signals.Type: GrantFiled: March 29, 2004Date of Patent: March 4, 2008Assignee: Intel CorporationInventors: Yair Shemesh, Shai Gross, Tzvi Maimon
-
Patent number: 7321751Abstract: An apparatus for improving dynamic range includes a frequency down-conversion module that receives an input signal and a bias circuit. The bias circuit includes a first resistor and a second resistor. The first resister has a first terminal coupled to a bias point and a second terminal coupled to a first voltage reference. The second resistor has a first terminal coupled to the bias point and a second terminal coupled to a second voltage reference. The bias point is coupled to the input signal. The frequency down-conversion module outputs a down-converted output signal. The bias circuit thereby adjusts a voltage of the input signal.Type: GrantFiled: November 27, 2002Date of Patent: January 22, 2008Assignee: ParkerVision, Inc.Inventors: David F Sorrells, Michael J Bultman, Robert W Cook, Richard C Looke, Charley D Moses, Jr., Gregory S Rawlins, Michael W Rawlins
-
Patent number: 7295048Abstract: A method for generating spread spectrum clock signals having harmonic emission suppressions is disclosed. A set of delayed clock signals is initially generated by delaying a high-speed clock signal via a set of delay modules. Then, the leading edge of a first one of the delayed clock signals is selectively combined with a trailing edge of any one of the delayed clock signals to form a half-period spread spectrum clock signal having low harmonic emissions.Type: GrantFiled: September 22, 2005Date of Patent: November 13, 2007Assignee: International Business Machines CorporationInventor: Don A. Gilliland
-
Patent number: 7271631Abstract: A clock multiplication circuit simple in configuration, easy to adjust the characteristics thereof, and capable of shortening lockup time. The circuit delivers an output clock signal at a frequency that is a multiple of the frequency of a reference clock signal as inputted. A counter counts the number of rising edges of the output clock signal existing during a High level period of the reference clock signal, delivering a count value CN. A subtracter subtracts the count value from a reference value BN, delivering a difference value DN. An adder adds the difference value to a preceding integrated value, calculating a new integrated value. A DA converter delivers the analog control voltage corresponding to the integrated value. A VCO delivers the output clock signal at a frequency corresponding to the analog control voltage. The frequency of the output clock signal is controlled such that DN=BN?CN=0.Type: GrantFiled: June 26, 2003Date of Patent: September 18, 2007Assignee: Fujitsu LimitedInventor: Hideaki Watanabe
-
Patent number: 7253842Abstract: To match the output frame rates to the input frame rates, a display clock signal is generated that has a frequency locked to the frequency of a reference clock signal. To generate the display clock signal, the period of the vertical incoming data clock is measured using the reference clock signal. The number of pixels disposed in the output frames is subsequently divided by the measured period. A fractional-N phase-locked loop circuit is adapted to multiply the result of the division with the frequency of the reference clock signal to generate the display clock signal. The display clock signal is also locked to the reference clock signal.Type: GrantFiled: July 14, 2005Date of Patent: August 7, 2007Assignee: Greenforest Consulting, Inc.Inventors: James Y. Louie, Menq Yu Shyu
-
Patent number: 7245164Abstract: When a signal of a double frequency is generated from the original signal, conventionally a 90-degree phase-shift circuit is necessary to suppress an output of a DC component and efficiently obtain a double wave. According to the present invention, an equal RF signal is inputted to input terminals and an output is matched with a frequency as high as that of the original frequency in a Gillbert cell double-balanced mixer, so that a doubled output is obtained with no DC offset. According to the circuit configuration of the present invention, it is possible to provide a circuit readily performing integration and to efficiently output only a double frequency merely by inputting a simple differential signal without the need for the original signal which has been phase controlled. Further, a DC short circuit in the resonance circuit makes it possible to eliminate a DC offset voltage in an output.Type: GrantFiled: February 16, 2005Date of Patent: July 17, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Junji Ito
-
Patent number: 7236058Abstract: A circuit and corresponding method for doubling the frequency of an input signal, even when the input signal is of low frequency or a square wave. The input signal is applied to a phase-shifting circuit that produces a pair of output signals that are theoretically 90° apart in phase, but may lack the desired form if the original input signal is of low frequency. The waveforms of the two output signals are enhanced in latching hysteresis buffers that produce more uniformly squared waves, with zero crossings corrected to be more exactly 90° apart and with desirably steep state transitions. The enhanced-waveform output signals are coupled to an exclusive OR (XOR) gate to produce a double-frequency output.Type: GrantFiled: May 19, 2005Date of Patent: June 26, 2007Assignee: Northrop Grumman CorporationInventors: Matthew A. Wetzel, Harry S. Harberts, Paul L. Rodgers
-
Patent number: 7218156Abstract: A circuit for and method of operating a supply tracking clock multiplier is provided. An embodiment of the present invention may permit a less power consuming portion of an integrated circuit to operate at a relatively higher average clock rate than a more power consuming portion operating at a relatively lower clock rate, by adjusting the duration of the cycles of the higher frequency clock. The adjustment may be according to the supply voltage changes that result from logic switching activity of the more power consuming portion, and may be performed in a manner that substantially matches the delay behavior of the logic. The phase of the higher frequency clock remains locked to the lower frequency clock. An embodiment of the present invention may reduce the area and cost of an integrated circuit by minimizing the need for other on-chip power supply noise mitigation approaches, while also improving device throughput and performance.Type: GrantFiled: October 11, 2006Date of Patent: May 15, 2007Assignee: Broadcom CorporationInventor: Christian Lütkemeyer
-
Patent number: 7215169Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: March 21, 2006Date of Patent: May 8, 2007Assignee: Broadcom CorporationInventor: Armond Hairapetian
-
Patent number: 7212045Abstract: A double frequency signal generator to which a synchronization signal having a duty cycle of 1% to 999% is inputted. The synchronization signal is used for triggering of a switching component at positive and negative edges to generate a triangular-wave signal. An average of voltages of the triangular-wave signal is acquired and compared with the triangular-wave signal at a comparator to generate a square-wave having a duty cycle of 50%. Then, the square-wave signal is used for triggering at positive and negative edges to generate a double frequency signal. As such, the high cost issue and the limitation of a square-wave input signal occurred in the prior art may be efficiently overcome.Type: GrantFiled: July 25, 2005Date of Patent: May 1, 2007Assignee: Logan Technology Corp.Inventors: Cheng-Chia Hsu, Teng-Ho Wu, Yu-Cheng Pan, Ho-Wen Chen
-
Patent number: 7196560Abstract: A clock frequency multiplier is provided. The clock frequency multiplier comprises a tracking circuit, a pulsing circuit, and a shaping circuit. The tracking circuit receives a clearing signal and a reference clock signal, outputs the quotient of the number of cycles of the reference clock signal in a cycle of the clearing signal divided by a first predetermined value. The pulsing circuit outputs a pulsing signal wherein the frequency of the pulsing signal is the frequency of the clearing signal multiplied by the first predetermined value. The shaping circuit divides the frequency of the pulsing signal by a second predetermined value and shapes the pulsing signal into a clock signal with a predetermined duty cycle, and outputs the divided and shaped pulsing signal as an output clock signal.Type: GrantFiled: June 7, 2005Date of Patent: March 27, 2007Assignee: Winbond Electronics Corp.Inventor: Huang-Chung Chen
-
Patent number: 7187917Abstract: A circuit provides a reduced harmonic content output signal OUTA and/or OUTB that is modulated according to an input signal 231. The circuit has an oscillator circuit 210 and a harmonic rejection mixer (HRM) 230. The oscillator circuit 210 includes at least one “circuit portion” (FIG. 2A) configured to receive first and second orthogonal oscillator input signals (two of I, I?, Q, Q?) having respective first and second phases, and to provide an arbitrarily large number of oscillator output signals (?M) having respective mutually distinct phases that are interpolated between the first and second phases. Harmonic rejection mixer 230 is configured to use the input signal to modulate a combination of the oscillator output signals, the oscillator output signals being respectively weighted so as to provide an emulated sinusoidal signal constituting the reduced harmonic content output signal.Type: GrantFiled: March 29, 2004Date of Patent: March 6, 2007Assignee: Texas Instruments IncorporatedInventors: Heng-Chih Lin, Ranjit Gharpurey
-
Patent number: 7180340Abstract: Provided is a frequency multiplier including a delay circuit, an XOR gate, and a control circuit and a method of operating such a frequency multiplier to adjust the duty cycle of a clock signal. During operation of the frequency multiplier the delay circuit receives a first clock signal and generates a delayed clock signal. The XOR gate receives the first clock signal and the delayed clock signal, performs an XOR operation on the received signals and outputs a second clock signal that has a frequency that is a multiple of the first clock signal. The control circuit monitors the phase difference between the first clock signal and the delayed clock signal and outputs a control signal corresponding to the detected phase difference to the delay circuit to adjust the time delay applied to the first clock signal by the delay circuit.Type: GrantFiled: September 5, 2003Date of Patent: February 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Gun-Ok Jung, Sung-Bae Park
-
Patent number: 7161394Abstract: Digital phase mixers with enhanced speed are provided. A phase mixer generates a signal having a phase between the phases of two input signals based on select signals. The propagation delay of the output signal is reduced by using a first voltage source to drive the input signals and the output signal and a second voltage source, having a higher voltage than the first voltage source, to drive the select signals. The higher voltage source reduces the impedance of each transistor driven by the select signals, thus reducing the propagation delay at the output of the phase mixer. For a non-differential digital phase mixer, the propagation delay is reduced in the rising edges of the output signal. For a differential digital phase mixer, the propagation delay is reduced in the rising and falling edges of the output signal.Type: GrantFiled: August 16, 2005Date of Patent: January 9, 2007Assignee: Micron Technology, Inc.Inventor: Seong-hoon Lee
-
Patent number: 7133484Abstract: A high-frequency clock generator with low power consumption is made up of a single phase-locked loop and a serially-connected sampling circuit coupled thereto. The phase-locked loop includes a voltage-controlled oscillator which is configured to provide multiple low-frequency oscillating clock signals each of which has the same frequency but with different phases. The sampling circuit includes at least one stage of sampler, and each stage of sampler includes at least one sampling unit. The sampling circuit samples the low-frequency oscillating clock signals with different phase, in order to generate a clock signal with a frequency being 2n times as the frequency of the low-frequency oscillating clock signals generated by the phase-locked loop, and where n is the number of stages of the sampler in the sampling circuit.Type: GrantFiled: April 23, 2002Date of Patent: November 7, 2006Assignee: VIA Technologies, Inc.Inventor: Hsiao-Chyl Lin
-
Patent number: 7123063Abstract: A circuit for and method of operating a supply tracking clock multiplier is provided. An embodiment of the present invention may permit a less power consuming portion of an integrated circuit to operate at a relatively higher average clock rate than a more power consuming portion operating at a relatively lower clock rate, by adjusting the duration of the cycles of the higher frequency clock. The adjustment may be according to the supply voltage changes that result from logic switching activity of the more power consuming portion, and may be performed in a manner that substantially matches the delay behavior of the logic. The phase of the higher frequency clock remains locked to the lower frequency clock. An embodiment of the present invention may reduce the area and cost of an integrated circuit by minimizing the need for other on-chip power supply noise mitigation approaches, while also improving device throughput and performance.Type: GrantFiled: April 28, 2004Date of Patent: October 17, 2006Assignee: Broadcom CorporationInventor: Christian Lütkemeyer
-
Patent number: 7091757Abstract: The object of the invention is to provide a frequency generator which is composed of an oscillator and a frequency doubler and in which difference in amplitude between differential outputs of the frequency doubler can be equalized at low power consumption without adjustment. To achieve the object, the amplitude of differential outputs of the frequency doubler is detected and the delay time of a variable delay circuit is controlled. Owing to this configuration, in case a frequency of the oscillator varies or in case delay time by the delay circuit used in the frequency doubler varies by process variation and others even if the frequency is fixed, the amplitude of the differential outputs of the frequency doubler can be also equalized in the frequency generator.Type: GrantFiled: July 19, 2004Date of Patent: August 15, 2006Assignee: Hitachi, Ltd.Inventor: Toru Masuda
-
Patent number: 7078940Abstract: The current comb generator periodically applies current spikes to a power supply signal in the time domain to produce a series of current spikes at different frequencies in the frequency domain.Type: GrantFiled: June 2, 2004Date of Patent: July 18, 2006Assignee: Lucent Technologies Inc.Inventor: Guenter Weinfurtner
-
Patent number: 7061285Abstract: A clock doubler including clock doubling circuitry for generating from a system clock a clock signal having a frequency substantially double that of the system clock and also having a pulse width and associated duty cycle is provided. Timing circuitry for generating a first signal indicative of the time the clock signal is low and a second signal indicative of the time the clock signal is high provides an input to comparison circuitry for comparing the first signal and the second signal. Pulse width varying circuitry varies the pulse width of the clock signal based on the result of comparing the first signal and the second signal.Type: GrantFiled: April 15, 2004Date of Patent: June 13, 2006Inventor: Paul R. Woods
-
Patent number: 7038516Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: April 26, 2005Date of Patent: May 2, 2006Assignee: Broadcom CorporationInventor: Armond Hairapetian
-
Patent number: 7039383Abstract: In a quadrature mixer circuit for receiving a radio frequency signal to generate first and second quadrature output signals, a first three-input mixer receives the radio frequency signal, a first local signal having a first frequency and a second local signal having a second frequency to generate the first quadrature output signal, and a second three-input mixer receives the radio frequency signal, the first local signal and the second local signal to generate the second quadrature output signal. The second local signal received by the first three-input mixer and the second local signal received by the second three-input mixer being out of phase by ?/2 from each other.Type: GrantFiled: December 3, 2002Date of Patent: May 2, 2006Assignee: NEC Electronics CorporationInventor: Katsuji Kimura
-
Patent number: 7031372Abstract: A circuit consistent with certain embodiments of the present invention has a source of N reference clock frequencies (230), where N is an integer greater than one. N frequency extender circuits (954) receive the N reference clock frequencies and generating N frequency extended output clock signals therefrom. A plurality of N seed slewers (958) produce N seed update values. A plurality of N seed registers (962) each receive one of the N seed update values and produce N seed masks therefrom. A plurality of N logic circuits (966) each receive one of the N seed masks and one of the N frequency extended output clock signals. Each of the N logic circuits (966) produce a pseudorandom sequence from the seed mask and the frequency extended output clock signal. This abstract is not to be considered limiting, since other embodiments may deviate from the features described in this abstract.Type: GrantFiled: October 13, 2004Date of Patent: April 18, 2006Assignee: Motorola, Inc.Inventors: Andrew T. Tomerlin, Nicholas G. Cafaro, Robert E. Stengel
-
Patent number: 6999747Abstract: A passive harmonic switch mixer is shown that is immune to self mixing of the local oscillator greatly reducing leakage noise, pulling noise, and flicker noise when used in a direct conversion receiver or direct conversion transmitter circuit. The passive harmonic switch mixermixes an input signal received on an input port with an in-phase oscillator signal and a quadrature-phase oscillator signal and outputs an output signal on an output port. Because the quadrature-phase oscillator signal is the in-phase oscillator signal phase shifted by 90 °, the passive harmonic switch mixer operates with a local oscillator running at half the frequency of the carrier frequency of an RF signal. Additionally, because the passive harmonic switch mixer has no active components, the DC current passing through each switch device is reduced and the associated flicker noise of the mixer is also greatly reduced.Type: GrantFiled: June 22, 2003Date of Patent: February 14, 2006Assignee: Realtek Semiconductor Corp.Inventor: Tung-Ming Su
-
Patent number: 6982583Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems. The C3MOS structure enables the use of a power supply voltage that may be larger than the voltage required by the CMOS fabrication process, further enhancing the performance of the circuit.Type: GrantFiled: June 25, 2004Date of Patent: January 3, 2006Assignee: Broadcom CorporationInventors: Guangming Yin, Ichiro Fujimori, Armond Hairapetian
-
Patent number: 6980036Abstract: In a frequency multiplier and a method of multiplying a frequency of an external clock signal, a data output buffer, and a semiconductor device including the frequency multiplier and the data output buffer, the frequency multiplier receives an external clock signal having a predetermined frequency and outputs an internal clock signal having greater frequency than the predetermined frequency. In the semiconductor device, the data output buffer outputs data tested in response to test data. Therefore, it is possible to test a plurality of memory cells at a time by using a clock signal having a low frequency. In addition, the time and cost required for the test can be greatly reduced, and conventional testing equipment that operates at a relatively low frequency can be effectively used.Type: GrantFiled: September 25, 2003Date of Patent: December 27, 2005Assignee: Samsung Electronics, Co., Ltd.Inventors: Kyoung-hwan Kwon, Hyun-soon Jang, Kyu-hyoun Kim
-
Patent number: 6977536Abstract: A clock multiplier capable of modulating the duty cycle of the output clock comprises a first clock multiplication circuit, an inverter, a first low pass filter, a second low pass filter and an amplifier, the first multiplication clock being operative to multiply the frequency of an input clock, the inverter being operative to invert the input clock, the first low pass filter receiving the output clock of the inverter for being charged or discharged, the second low pass filter receiving the output clock of the first clock multiplication circuit for being charged or discharged, the amplifier being operative to compare the output voltages of the first low pass filter and the second low pass filter to perform a feedback control, so as to modulate the duty cycle of the output clock of the first multiplication clock to approach 50%.Type: GrantFiled: August 28, 2003Date of Patent: December 20, 2005Assignee: Myson Century, Inc.Inventors: Chao Chin-Chieh, Su Chao-Ping, Chen Yen-Kuang
-
Patent number: 6937073Abstract: A phase comparison of timing signals is made by combinational circuitry which receives the timing signals and a window signal, the window signal identifying edges of the timing signals to be compared. The comparison may result in a charge pumped output which can be fed back to control the phase of one of the timing signals. The phase comparator and charge pump circuit can be included in a multiplier circuitry in which the phase of an input signal is directly compared to the phase of an edge of the multiplied signal.Type: GrantFiled: May 4, 2001Date of Patent: August 30, 2005Assignee: Rambus Inc.Inventors: William J. Dally, Ramin Farjad-Rad, Teva J. Stone, Xiaoying Yu, John W. Poulton
-
Patent number: 6937082Abstract: A multiplication circuit and a phase synchronization circuit as components of a digital PLL circuit adjust an oscillation frequency and a phase, respectively, of a multiplied clock by adjusting a count value of a digital counter. A CPU sets a count value for oscillating an oscillation circuit of the multiplication circuit at a frequency which is the same as that of a reference clock or is a multiple of the frequency of the reference clock in a digital counter of the multiplication circuit in accordance with a program set by the user of the information processing apparatus, and sets a count value for synchronizing the phase of an output clock with the phase of the reference clock in a digital counter of the phase synchronization circuit.Type: GrantFiled: August 25, 2003Date of Patent: August 30, 2005Assignee: Renesas Technology Corp.Inventor: Koichi Ishimi
-
Patent number: 6927639Abstract: Method and related apparatus for realizing frequency-multiplication by generating a high frequency signal according to a plurality of low frequency signals. The method includes: according to a plurality output signals generated by a phase-locked loop (PLL) or a delay-locked loop (DLL), generating a plurality of reference signals with a same frequency and different phases; when a number of the reference signals with signal level high is greater than a number of the reference signals with signal level low, making a signal level of the output signal remains a first level; otherwise, making the signal level of the output signal remains a second level substantially different from the first level. Thus the frequency of the output signals is a multiplication of the frequency of the input signals.Type: GrantFiled: September 30, 2003Date of Patent: August 9, 2005Assignee: ALI CorporationInventor: Yu-Chen Chen
-
Patent number: 6911855Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems. The C3MOS structure enables the use of a power supply voltage that may be larger than the voltage required by the CMOS fabrication process, further enhancing the performance of the circuit.Type: GrantFiled: June 21, 2002Date of Patent: June 28, 2005Assignee: Broadcom CorporationInventors: Guangming Yin, Ichiro Fujimori, Armond Hairapetian