Having Current Mirror Amplifier Patents (Class 330/257)
-
Patent number: 9231570Abstract: A voltage level shifting circuit with an input terminal and an output terminal. The level shifting circuit has a field-effect transistor (FET) switch with a gate attached to the input terminal, a drain attached to the output terminal and a source attached to a current changing mechanism. The current changing mechanism includes a current mirror circuit having an output connected between the source and an electrical earth. The output of the current mirror circuit is preferably adapted to change a current flowing between the drain and the source based on an input voltage applied to the gate.Type: GrantFiled: May 16, 2014Date of Patent: January 5, 2016Assignee: Solaredge Technologies Ltd.Inventor: Meir Gazit
-
Patent number: 9083295Abstract: The current feedback output circuit includes first and second transistors. The current feedback output circuit includes a current amplifier that has a non-inverting input terminal, an inverting input terminal, a first output terminal and a second output terminal, an input impedance of the non-inverting input terminal being higher than an input impedance of the inverting input terminal, and flows a current obtained by amplifying the difference between a current of an input signal to the non-inverting input terminal and a current input to the inverting input terminal between the first output terminal and the second output terminal. The current feedback output circuit includes first to sixth current mirror circuits. The current feedback output circuit includes a current feedback circuit that supplies a current responsive to a voltage at the signal output terminal to the inverting input terminal.Type: GrantFiled: August 29, 2013Date of Patent: July 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Akira Yamauchi, Hiroyuki Tsurumi
-
Patent number: 9052539Abstract: The present invention provides a liquid crystal display device, compensation circuit and TFT voltage shutdown method.Type: GrantFiled: February 6, 2013Date of Patent: June 9, 2015Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventors: Poshen Lin, Yu Wu
-
Publication number: 20150130647Abstract: In one embodiment, a current amplifier circuit includes a first transistor, a first resistor, a second transistor, a second resistor, a first passive element, and a control circuit. The first transistor has a first terminal, a second terminal, and a control terminal. The first resistor has one end connected to the first terminal of the first transistor. The second transistor has a first terminal, a second terminal, and a control terminal. The second resistor has one end connected to the first terminal of the second transistor. The first passive element is connected between the first terminals of the first transistor and the second transistor. The control circuit controls at least one of voltage at the control terminals of the first transistor and the second transistor such that the voltage at the other end of the first resistor becomes equal to the voltage at the other end of the second resistor.Type: ApplicationFiled: November 11, 2014Publication date: May 14, 2015Inventors: Tetsuro ITAKURA, Masanori FURUTA, Akihide SAI, Junya MATSUNO, Yohei HATAKEYAMA
-
Publication number: 20150130538Abstract: In one embodiment, a differential amplifier circuit includes a first input terminal, a second input terminal, a first transistor, a second transistor, a third transistor, a current source, a first output terminal, a second output terminal, a first passive element, and a second passive element. The first (second) transistor has a control terminal connected to the first (second) input terminal. The third transistor has a control terminal. The control terminal is applied predetermined bias voltage. The current source is connected to a first terminal in each of the first transistor, second transistor, and third transistor. The first (second) output terminal is connected to a second terminal of the first (second) transistor. The first (second) passive element is connected between the first (second) input terminal and the first (second) output terminal.Type: ApplicationFiled: October 30, 2014Publication date: May 14, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Tetsuro ITAKURA, Masanori FURUTA, Shunsuke KIMURA, Go KAWATA, Hideyuki FUNAKI
-
Patent number: 9030258Abstract: An amplifier circuit includes an input terminal and an output terminal. A current sinking transistor includes a first conduction terminal coupled to the output terminal and a second conduction terminal coupled to a reference supply node. A voltage sensing circuit has a first input coupled to the input terminal and a second input coupled to the output terminal. An output of the voltage sensing circuit is coupled to the control terminal of the current sinking transistor. The voltage sensing circuit functions to sense a rise in the voltage at the output terminal which exceeds the voltage at the input terminal, and respond thereto by activating the current sinking transistor.Type: GrantFiled: May 2, 2013Date of Patent: May 12, 2015Assignee: STMicroelectronics (Shenzhen) R&D Co., Ltd.Inventor: Yi Jun Duan
-
Patent number: 9019014Abstract: The programmable multi-gain current amplifier circuitry includes a pair of MOS transistors setting the voltage at X terminal to zero using negative feedback formed by a third MOS transistor. Input resistance is in the range of few tens of ohms. The input current ix, which is forced by the constant currents of the circuitry, is conveyed to the output port Z by source-coupling a complementary output pair of MOS transistors. Since this coupled pair is biased with a constant tail current, the drain current changes are equal but with opposite sign, regardless of their matching resulting in negative type CA with unity gain (iz=ix). Programmability is achieved utilizing the output stages. When a second differential pair is connected in parallel, it provides two additional current outputs. With the two differential pairs being biased with different tail currents (IT1 and IT2), the outputs are programmed by adjusting these tail currents.Type: GrantFiled: July 29, 2013Date of Patent: April 28, 2015Assignees: King Fahd University of Petroleum and Minerals, King Abdulaziz City for Science and TechnologyInventor: Hussain Alzaher
-
Patent number: 9000844Abstract: Embodiments and methods herein operate as two-stage voltage controlled current sources (i.e., dynamic current sources) operating in class AB mode. Phase-delayed current injection circuits are associated with first-stage bias, second-stage bias, or both. The current injection circuits operate to quickly re-charge inter-stage parasitic capacitance associated with the active side of the class AB dynamic current source shortly after that side becomes inactive. Doing so quickly dissipates an otherwise slowly-decaying residual drive signal to prevent the output stage from continuing to conduct after the associated side of the current source becomes inactive. Excessive current consumption and possible destructive operation of the output stage are mitigated as a result.Type: GrantFiled: January 24, 2012Date of Patent: April 7, 2015Assignee: Texas Instruments IncorporatedInventor: Charles Parkhurst
-
Publication number: 20150091647Abstract: In an amplifier, a first stage receives a differential input voltage, which is formed by first and second input voltages, and outputs a first differential current in response thereto on first and second lines having respective first and second line voltages. A second stage receives the first and second line voltages and outputs a second differential current in response thereto on third and fourth lines having respective third and fourth line voltages. A third stage receives the third and fourth line voltages and outputs an output voltage in response thereto. A slew boost circuit detects a slew condition, in which a threshold difference arises between the first and second input voltages, and outputs a slew current in response thereto for maintaining a slew rate of the output voltage during the slew condition. The first stage includes circuits for reducing a variable difference between the first and second line voltages.Type: ApplicationFiled: September 30, 2013Publication date: April 2, 2015Applicant: Texas Instruments IncorporatedInventors: Vaibhav Kumar, Vadim Valerievich Ivanov
-
Patent number: 8994452Abstract: A bias generation method or apparatus defined by any one or any practical combination of numerous features that contribute to low noise and/or high efficiency biasing, including: having a charge pump control clock output with a waveform having limited harmonic content or distortion compared to a sine wave; having a ring oscillator to generating a charge pump clock that includes inverters current limited by cascode devices and achieves substantially rail-to-rail output amplitude; having a differential ring oscillator with optional startup and/or phase locking features to produce two phase outputs suitably matched and in adequate phase opposition; having a ring oscillator of less than five stages generating a charge pump clock; capacitively coupling the clock output(s) to some or all of the charge transfer capacitor switches; biasing an FET, which is capacitively coupled to a drive signal, to a bias voltage via an “active bias resistor” circuit that conducts between output terminals only during portions of a waType: GrantFiled: July 17, 2009Date of Patent: March 31, 2015Assignee: Peregrine Semiconductor CorporationInventors: Tae Youn Kim, Robert Mark Englekirk, Dylan J. Kelly
-
Patent number: 8988402Abstract: An output circuit includes a differential amplifier circuit, an output amplifier circuit, a control circuit, input and output terminals, and first to third supply terminals applied with first to third supply voltages, respectively. The third supply voltage is set a voltage between the first and second supply voltages. The differential amplifier circuit differentially receives signals of the input and output terminals. The output amplifier circuit includes first and second transistors of different conduction type each other coupled in series between the first and third supply terminals via the output terminal, and having control terminals coupled to first and second output nodes of the differential amplifier circuit, respectively. The control circuit includes a third transistor and a switch, and controls the third transistor being in a diode coupling mode between the first supply terminal and the control terminal of the first transistor for a given period of the output period.Type: GrantFiled: October 31, 2011Date of Patent: March 24, 2015Assignee: Renesas Electronics CorporationInventor: Hiroshi Tsuchi
-
Patent number: 8981798Abstract: An electronic system comprises a resistive sensor structure and an electronic circuit portion whose design is selected such that different resistive sensor structures may be combined within the same electronic circuit. To this end, the resistive sensor structure is used as a voltage/current converter that provides input currents to a current amplifier, which in turn provides an amplified output voltage on the basis of a difference of the input currents. The operating range of the current amplifier is adjusted on the basis of a programmable current source irrespective of the configuration of the resistive sensor structure.Type: GrantFiled: August 1, 2012Date of Patent: March 17, 2015Assignee: STMicroelectronics S.r.l.Inventor: Antonino Scuderi
-
Patent number: 8975962Abstract: Embodiments of the invention are generally directed to improving the slew rate of an amplifier as the amplifier charges or discharges a capacitive load. In one embodiment, the amplifier is coupled to a slew-enhancing circuit which uses a control signal from the amplifier to aid the amplifier when charging or discharging the load. For example, the control signal may be an internal voltage used by the amplifier to control circuit elements within the amplifier. By routing the control signal to the slew-enhancing circuit, the control signal biases the circuit elements within the slew-enhancing circuit to source a boost current when charging the capacitive load or sink the boost current when discharging the capacitive load.Type: GrantFiled: June 19, 2013Date of Patent: March 10, 2015Assignee: Synaptics IncorporatedInventors: Eric Scott Bohannon, Marshall J Bell
-
Patent number: 8970301Abstract: Low power low noise input bias current compensation for an amplifier input stage is provided by recycling the tail current of the differential pair transistors. A local amplifier regulates the tail current and buffers the base current of the tail current transistor, which is mirrored back to the input transistors to provide input bias current compensation.Type: GrantFiled: May 20, 2013Date of Patent: March 3, 2015Assignee: Analog Devices, Inc.Inventors: Rayal Johnson, Moshe Gerstenhaber
-
Patent number: 8970302Abstract: An operational amplifier includes a selective differential stage including a first current mirror and a current distribution circuit. First and second legs of the first current mirror are responsive to current in first and second paths of the current distribution circuit, which distributes a tail current in response to a first signal received by a first input of the operational amplifier. Current in a first path of a selection circuit in the second path of the current distribution circuit is responsive to a second signal received by a second input of the operational amplifier. Current in the second path of the selection circuit is responsive to a third signal received by a third input of the operational amplifier. An output stage generates an output signal responsive to a difference between the first signal and one of the second and third signals.Type: GrantFiled: August 5, 2013Date of Patent: March 3, 2015Assignee: Power Integrations, Inc.Inventor: Frank Joseph Schulz
-
Publication number: 20150035597Abstract: An operational amplifier includes a selective differential stage including a first current mirror and a current distribution circuit. First and second legs of the first current mirror are responsive to current in first and second paths of the current distribution circuit, which distributes a tail current in response to a first signal received by a first input of the operational amplifier. Current in a first path of a selection circuit in the second path of the current distribution circuit is responsive to a second signal received by a second input of the operational amplifier. Current in the second path of the selection circuit is responsive to a third signal received by a third input of the operational amplifier. An output stage generates an output signal responsive to a difference between the first signal and one of the second and third signals.Type: ApplicationFiled: August 5, 2013Publication date: February 5, 2015Applicant: Power Integrations, Inc.Inventor: Frank Joseph Schulz
-
Publication number: 20150028954Abstract: A signal receiver includes a current source providing a current having a current value, a pair of active input devices, and a pair of resistors. Each active input device includes a control node, a first conduction node, and a second conduction node. One of the control nodes receives an input signal. The first conduction nodes are connected to each other and receive the current. One of the second conduction nodes serves as an output node. The active input devices output an output signal to a core circuit according to the current and the input signal. Each resistor has a resistance value. A target voltage value is determined according to the resistance value and the current value, such that a voltage swing of the output signal is limited within the target voltage value, and an operating voltage of the core circuit is substantially equal to the target voltage value.Type: ApplicationFiled: July 24, 2014Publication date: January 29, 2015Inventors: Eer-Wen Tyan, Yu-Chieh Hung, Jian-Feng Shiu, Chao-An Chen
-
Publication number: 20150022267Abstract: Apparatus and methods for electronic amplification are provided. In one embodiment, an amplifier includes first and second input terminals, an amplification circuit, a feedback circuit, and a current mirror. The amplification circuit includes a non-inverting voltage input electrically connected to the first input terminal and to a bias voltage, an inverting voltage input electrically connected to the second input terminal, a voltage output, and a current output. The amplifier includes a first feedback path from the voltage output to the inverting voltage input through the feedback circuit and a second feedback path from the current output to the inverting voltage input through the current mirror, which can mirror a current from the current output to generate a mirrored current. A current source such as a transducer can provide an input current between the first and second input terminals, and the mirrored current can substantially match the input current.Type: ApplicationFiled: July 16, 2013Publication date: January 22, 2015Inventor: Scott A. Wurcer
-
Publication number: 20150015334Abstract: Circuits are disclosed that may include a plurality of transistors having controllable current paths coupled between at least a first and second node, the transistors configured to generate an analog electrical output signal in response to an analog input value; wherein at least one of the transistors has a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region.Type: ApplicationFiled: September 29, 2014Publication date: January 15, 2015Inventors: Lawrence T. Clark, Scott E. Thompson
-
Publication number: 20150015333Abstract: An apparatus comprises a differential amplifier circuit and a current source. The differential amplifier circuit is configured to receive a voltage at an input, wherein the differential amplifier circuit generates an output voltage having a magnitude proportional to the received voltage over a voltage range to be measured at a specified output common mode voltage. The current source is electrically connected to an input of the differential amplifier circuit and is configured to subtract a midpoint of a voltage range of the battery voltage to be measured at the input of the differential amplifier, wherein a circuit supply voltage provided to the differential amplifier circuit and the current source is less than the voltage at the input.Type: ApplicationFiled: May 30, 2014Publication date: January 15, 2015Applicant: Fairchild Semiconductor CorporationInventors: Hrvoje Jasa, Andrew M. Jordan
-
Publication number: 20140375386Abstract: The low-noise amplifier circuit exhibits reduced noise.Type: ApplicationFiled: October 8, 2012Publication date: December 25, 2014Inventor: Frederic Rivoirard
-
Patent number: 8912849Abstract: An operation amplifier (op amp) having a bias current detection circuit that monitors the bias current flowing in an output stage of the op amp. When the bias current detection circuit detects that too much current is being wasted, e.g., sunk to ground, then the amount of bias current is reduced. Similarly, when the bias current detection circuit detects that insufficient bias current is being supplied to the output stage of the op amp, the amount of bias current is increased. In one implementation, the output of the bias current detection circuit may be signals indicative of, respectively, too much bias current and too little bias current, wherein those outputs are supplied to a state machine which is configured to control the amount of bias current being supplied in a stepwise fashion.Type: GrantFiled: April 30, 2013Date of Patent: December 16, 2014Assignee: MStar Semiconductor, Inc.Inventor: Li-Wei Sheng
-
Patent number: 8913050Abstract: A plurality of transistors in which ratios of a channel length L to a channel width W, ?=W/L, are different from each other is provided in parallel as output side transistors 105a to 105c in a current mirror circuit 101 which amplifies a photocurrent of a photoelectric conversion device and an internal resistor is connected to each of the output side transistors 105a to 105c in series. The sum of currents which flow through the plurality of transistors and the internal resistor is output, whereby a transistor with large amount of ? can be driven in a linear range with low illuminance, and a transistor with small amount of ? can be driven in a linear range with high illuminance, so that applicable illuminance range of the photoelectric conversion device can be widened.Type: GrantFiled: February 3, 2012Date of Patent: December 16, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideaki Shishido, Atsushi Hirose
-
Patent number: 8907725Abstract: Apparatus and methods for reducing load-induced non-linearity in amplifiers are provided. In certain implementations, an amplifier includes a current mirror, a buffer circuit, and an output stage. The buffer circuit can have a relatively high current gain and a voltage gain about equal to 1. The buffer circuit can amplify a mirrored current generated by the current mirror and provide the amplified mirrored current to the output stage, thereby helping to balance or equalize currents in the current mirror and avoiding the impact of load-induced offset error.Type: GrantFiled: September 24, 2012Date of Patent: December 9, 2014Assignee: Analog Devices, Inc.Inventors: Moshe Gerstenhaber, Rayal Johnson
-
Patent number: 8903342Abstract: A high dynamic range precision variable amplitude controller includes a gain portion configured to apply a controllable amount of amplitude adjustment to an input signal. The gain portion includes two or more amplification stages each amplification stage having branches that are cross-coupled with branches of the other amplification stage. A control portion controls the current supply to the two or more amplification stages to control the amount of amplitude adjustment by the gain portion. The amplitude controller also includes a load portion that provides balanced impedances to the cross-coupled branches of the amplification stages throughout the amplitude control range.Type: GrantFiled: January 9, 2013Date of Patent: December 2, 2014Assignee: Rockwell Collins, Inc.Inventors: Russell D. Wyse, Michael L. Hageman
-
Patent number: 8896379Abstract: Provided is an error amplifier. The error amplifier includes: an amplifying unit receiving first and second input signals and amplifying a voltage difference between the received first and second input signals; a first voltage generating unit generating first and second driving voltages for driving the amplifying unit; a second voltage generating unit generating first and second body voltages to implement a body biasing method; a cascode current source including first to fourth PMOS transistors to provide a bias current to the amplifying unit and the first voltage generating unit; and an output unit outputting a signal of the voltage difference amplified by the amplifying unit, wherein the first and third PMOS transistors receive the first body voltage through a body terminal and the second and fourth PMOS transistors receive the second body voltage through a body terminal.Type: GrantFiled: March 15, 2013Date of Patent: November 25, 2014Assignees: Electronics and Telecommunications Research Institute, Industry-Academic Cooperation Foundation, Dankook UniversityInventors: Yil Suk Yang, Jongdae Kim, Yong-Seo Koo
-
Publication number: 20140340149Abstract: Low power low noise input bias current compensation for an amplifier input stage is provided by recycling the tail current of the differential pair transistors. A local amplifier regulates the tail current and buffers the base current of the tail current transistor, which is mirrored back to the input transistors to provide input bias current compensation.Type: ApplicationFiled: May 20, 2013Publication date: November 20, 2014Applicant: Analog Devices, Inc.Inventors: Rayal Johnson, Moshe Gerstenhaber
-
Patent number: 8884604Abstract: A current mirror for generating a substantially identical current flow in two parallel current paths, each current path comprising a switching device and each switching device comprising first and second active terminals and a control terminal for controlling current flow between the first and second active terminals, the current mirror comprising a first switching device arranged such that its first active terminal is arranged to receive a first voltage, its second active terminal is arranged to receive a variable voltage that varies independently of the first voltage and its control terminal is arranged to receive a control voltage, a second switching device connected such that its first active terminal is arranged to receive the first voltage and its control terminal is arranged to receive the control voltage and a voltage control device connected to the second switching device such that an input of the voltage control device is connected to the second active terminal of the second switching device, the voType: GrantFiled: November 6, 2007Date of Patent: November 11, 2014Assignee: Cambridge Silicon Radio LimitedInventor: Jens Bertolt Zolnhofer
-
Publication number: 20140292411Abstract: A class AB operational amplifier includes an input stage, an output stage and a level shifter stage to control the quiescent current of the output stage and to transfer the signal from the input stage to the output stage, and a control circuit of the level shifter stage. The control circuit includes a transistor differential pair having a differential input terminals and the differential voltage at the differential terminals of the differential pair controls the level shifter stage.Type: ApplicationFiled: June 13, 2014Publication date: October 2, 2014Inventors: MarcoOrazio CAVALLARO, Serge RAMET, Tiziano CHIARILLO
-
Patent number: 8847684Abstract: Circuits are disclosed that may include a plurality of transistors having controllable current paths coupled between at least a first and second node, the transistors configured to generate an analog electrical output signal in response to an analog input value; wherein at least one of the transistors has a deeply depleted channel formed below its gate that includes a substantially undoped channel region formed over a relatively highly doped screen layer formed over a doped body region.Type: GrantFiled: February 19, 2013Date of Patent: September 30, 2014Assignee: SuVolta, Inc.Inventors: Lawrence T. Clark, Scott E. Thompson
-
Patent number: 8841970Abstract: Techniques for designing a transconductor configurable to have a low transconductance. In one aspect, a voltage to current conversion module is coupled to a 1:N current replication module. The voltage to current conversion module may be implemented as an operational amplifier configured with negative feedback to generate a current through a transistor, wherein such current is proportional to the difference between an input voltage and a common-mode reference. The 1:N current replication module is configured to mirror the generated current in another transistor, to a predetermined ratio, such that the output current is also proportional to the difference between the input voltage and the common-mode reference. In exemplary embodiments, the output stage driving the output current may be configured to operate as a Class A, Class B, or Class AB type amplifier.Type: GrantFiled: March 22, 2012Date of Patent: September 23, 2014Assignee: QUALCOMM IncorporatedInventors: Arash Mehrabi, Thurman S. Deyerle, IV, Guoqing Miao
-
Publication number: 20140266444Abstract: A power amplifier system with supply modulation mitigation circuitry and methods is disclosed. The power amplifier system includes a regulator having an unregulated input and a regulated output along with a power amplifier having a supply input for receiving a supply current from the regulated output and having a signal input and a signal output that comprise a main signal path. The supply modulation mitigation circuitry is adapted to sense a supply modulation signal output from the regulator, generate a cancellation signal that is a scaled inverse of the supply modulation signal, and inject the cancellation signal into a node within the power amplifier system to sum the supply modulation signal and cancellation signal together to reduce the supply modulation signal from within the main signal path.Type: ApplicationFiled: March 17, 2014Publication date: September 18, 2014Applicant: RF Micro Devices (Cayman Islands), Ltd.Inventors: Baker Scott, George Maxim
-
Patent number: 8836427Abstract: A folded cascode operational amplifier is disclosed. The folded cascode operational amplifier includes a first current source, a second current source, and a first voltage terminal connected to the first current source and the second current source. The folded cascode operational amplifier also includes a first input-transistor connected to the first current source in series, and a second input-transistor connected to the second current source in series. Further, the folded cascode operational amplifier includes a tail current source connected to a connection point between the first input-transistor and the second input-transistor, a load current source, and a second voltage terminal connected to the tail current source and the load current source. The folded cascode operational amplifier also includes an output-transistor connected to the load current source, and an output-terminal arranged between the second current source and the second input-transistor and connected to the output-transistor.Type: GrantFiled: November 18, 2011Date of Patent: September 16, 2014Assignees: CSMC Technologies FAB1 Co., Ltd., CSMC Technologies FAB2 Co., Ltd.Inventor: Liang Cheng
-
Patent number: 8829996Abstract: A differential input stage including two input branches each with a pair of transistors. A bias circuit supplies a separate bias current to each of the input branches. A first transistor of each branch has a first current terminal coupled to a source node receiving a bias current, a second current terminal coupled to an output node, and a control terminal coupled to an input node. A second transistor of each branch has a first current terminal coupled to the corresponding source node, a control terminal coupled to the corresponding input node, and a second current terminal coupled to an intermediate node. The second transistors operate as a current path in higher differential voltage conditions to keep the first transistor active to avoid violating the maximum gate-source voltage.Type: GrantFiled: April 30, 2013Date of Patent: September 9, 2014Assignee: Silicon Laboratories Inc.Inventor: Gregory L. Schaffer
-
Patent number: 8817671Abstract: Disclosed herein is a full duplex transmission circuit including: a first internal input terminal receiving a signal to be transmitted; a second internal input terminal receiving a signal having an amplitude equal to ½ times the amplitude of the signal to be transmitted and having the same phase as the phase of the signal to be transmitted; an external input/output terminal; an internal output terminal; a first metal oxide semiconductor transistor; and the second metal oxide semiconductor transistor. A current generated by the current source as well as the sizes of the first and second metal oxide semiconductor transistors are set so that the transconductances of the first and second metal oxide semiconductor transistors become equal to 1/Z.Type: GrantFiled: December 14, 2011Date of Patent: August 26, 2014Assignee: Sony CorporationInventors: Tatsuo Shimizu, Uichiro Omae
-
Patent number: 8786475Abstract: A circuit includes an input, two or more sampling capacitors each in a different channel, means for connecting each sampling capacitor to the input, means for discharging the sampling capacitors to a given voltage in a reset phase, and means to use the voltage across the sampling capacitor for further processing in a hold phase. The two sampling capacitors operate in anti-phase such that the reset phase and sampling phase of one channel are performed in the time period the other channel is in the hold phase.Type: GrantFiled: August 28, 2010Date of Patent: July 22, 2014Assignee: Hittite Microwave CorporationInventor: Bjornar Hernes
-
Patent number: 8779801Abstract: A switching circuit includes a first input stage having an input for receiving a first input signal, an output, and a power terminal for receiving an increasing analog current, a second input stage having an input for receiving a second input signal, an output, and a power terminal for receiving a decreasing analog current, and an output node coupled to the outputs of the first input stage and the second input stage for providing a switched output signal. An output stage is coupled between the first and second input stages and the output node. The first and second input stages are operational amplifiers.Type: GrantFiled: December 3, 2012Date of Patent: July 15, 2014Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: Min Chen, Wen Liu, HongXia Li, XiaoWu Dai
-
Publication number: 20140167850Abstract: The current feedback output circuit includes first and second transistors. The current feedback output circuit includes a current amplifier that has a non-inverting input terminal, an inverting input terminal, a first output terminal and a second output terminal, an input impedance of the non-inverting input terminal being higher than an input impedance of the inverting input terminal, and flows a current obtained by amplifying the difference between a current of an input signal to the non-inverting input terminal and a current input to the inverting input terminal between the first output terminal and the second output terminal. The current feedback output circuit includes first to sixth current mirror circuits. The current feedback output circuit includes a current feedback circuit that supplies a current responsive to a voltage at the signal output terminal to the inverting input terminal.Type: ApplicationFiled: August 29, 2013Publication date: June 19, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Akira Yamauchi, Hiroyuki Tsurumi
-
Patent number: 8754708Abstract: The present invention relates to an operational amplifier comprising an input-stage circuit, a floating current mirror circuit, and an output-stage circuit. The input-stage circuit receives an input signal and produces a control signal. The floating current mirror circuit is coupled to the input-stage circuit, and produces a mirror current according to the control signal. The output-stage circuit is coupled to the floating current mirror circuit, and produces a driving signal according to the mirror current. When the operational amplifier is operating in the static mode, the output-stage circuit further produces a static current according to the mirror current. Thereby, by using the floating current mirror circuit, the purpose of low power consumption can be achieved while driving to the high-voltage mode or to the low-voltage mode.Type: GrantFiled: August 6, 2012Date of Patent: June 17, 2014Assignee: Sitronix Technology Corp.Inventor: Ping Lin Liu
-
Publication number: 20140139289Abstract: Apparatuses and methods are described where input signals are supplied to a translinear mesh. In some embodiments an output of the translinear mesh is regulated to a desired value.Type: ApplicationFiled: November 18, 2013Publication date: May 22, 2014Applicant: Infineon Technologies AGInventors: Dieter DRAXELMAYR, Simone FABBRO
-
Publication number: 20140111278Abstract: A transconductance amplification stage (301) includes a differential pair (306) wherein a bias current flows through each transistor (302, 304) of the pair when input voltages are equal. Tail current boosting circuitry (320), which includes a tail transistor, provides a translinear expansion of tail current of the differential pair. A feedback loop (307) dynamically biases the differential pair to maintain current through one transistor (302) of the pair at the bias current value in spite of a difference between input voltages. Another transistor (304) of the pair provides an output current responsive to a difference between input voltages. The output current is not affected by a region of operation of the tail transistor. An output structure (300, 500) includes the transconductance amplification stage and a circuit (303) for mirroring the output current. An amplifier (800) includes the output structure as a buffer between other structures (801) and an output terminal.Type: ApplicationFiled: October 19, 2012Publication date: April 24, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Ricardo Pureza COIMBRA, Edevaldo PEREIRA da SILVA, JR.
-
Publication number: 20140104000Abstract: An amplifier includes a bootstrap circuit for improving a linearity of the amplifier and a feed-forward circuit for modifying a voltage of the bootstrap circuit in response to a change in an input signal. Modifying the voltage using the feed-forward circuit prevents a phase-inversion condition of the amplifier.Type: ApplicationFiled: October 11, 2012Publication date: April 17, 2014Applicant: Analog Devices, Inc.Inventors: Moshe Gerstenhaber, Derek Frederick Bowers, Oljeta Bida Qirko, Chau C. Tran
-
Patent number: 8698561Abstract: An operational amplifier circuit structure is provided. The operational amplifier circuit structure includes a first current mirror associated with a first current mirror ratio, a second current mirror coupled to the first current mirror and associated with a second current mirror ratio, an input portion coupled to the first current mirror and the second current mirror, an output portion coupled between the input portion and the first current mirror and the input portion and the second current mirror, and associated with a first output impedance and a second output impedance, respectively, and a current source coupled to the input portion.Type: GrantFiled: April 7, 2012Date of Patent: April 15, 2014Assignee: Integrated Solutions Technology Inc.Inventor: Po-Chih Lin
-
Patent number: 8692617Abstract: A current-sensing differential amplifier has a balanced input. Thus, a balanced-input current-sensing differential amplifier has a first signal input terminal, a second signal input terminal, a first signal output terminal and a second signal output terminal. The balanced-input current-sensing differential amplifier includes a first current mirror, the input terminal of the first current mirror being coupled to the first signal input terminal, a second current mirror, the input terminal of the second current mirror being coupled to the second signal input terminal, a third current mirror, one of the output terminals of the third current mirror being coupled to the common terminal of the first current mirror and to the common terminal of the second current mirror, three current sources and an output circuit.Type: GrantFiled: December 3, 2012Date of Patent: April 8, 2014Assignee: TekcemInventors: Frederic Broyde, Evelyne Clavelier
-
Patent number: 8693679Abstract: A communications system includes a communications device having a plurality of access modules each having a port and connected to a communications line and a plurality of transmitters with the respective transmitter associated in one-to-one correspondence with the communications line of an access module. Each transmitter has a line driver and is configured to couple communications signals to a respective communications line. A voltage source is connected to the line drivers and configured to provide a bias voltage to the line drivers that varies depending on a selected minimum power level. A controller is connected to the voltage source and has logic configured to change the bias voltage to the line drivers. The controller is responsive to a minimum data rate for each bias voltage.Type: GrantFiled: July 22, 2010Date of Patent: April 8, 2014Assignee: Adtran, Inc.Inventor: Brian Christian Smith
-
Publication number: 20140062596Abstract: Embodiments of the present disclosure may provide a relaxation oscillator with improved performance against phase noise error. The phase noise error may be reduced from sources whose power is greater at lower frequencies. To reduce the noise error, the relaxation oscillator may include chopping in the charging current driver; chopping in the trigger level generator; and/or chopping in the currents that feed the cells. A chopped amplifier may be provided to perform chopping of the input signals.Type: ApplicationFiled: March 7, 2013Publication date: March 6, 2014Applicant: Analog Devices TechnologyInventor: Adam GLIBBERY
-
Patent number: 8665020Abstract: A differential amplifier circuit including: a differential input stage including a pair of differential MOS transistors, a pair of load elements, and a first constant-current source; an output stage including an output MOS transistor and a second constant-current source; a constant-current MOS transistor provided in parallel to one of the first and second constant-current sources; and a boost current controlling MOS transistor in which a potential of a connection node of the output MOS transistor and the second constant-current source is applied to a gate terminal thereof; wherein the boost current controlling MOS transistor is turned on when a voltage inputted to a gate terminal of one of the pair of differential MOS transistors changes, and a current of the constant-current MOS transistor is added to one of the first and second constant-current sources and is allowed to flow.Type: GrantFiled: July 1, 2011Date of Patent: March 4, 2014Assignee: Mitsumi Electric Co., Ltd.Inventors: Kohei Sakurai, Akihiro Terada, Yoichi Takano
-
Patent number: 8653893Abstract: An output circuit includes a differential input stage, an output amplifier stage, a current control circuit; an input terminal, an output terminal.Type: GrantFiled: June 7, 2011Date of Patent: February 18, 2014Assignee: Renesas Electronics CorporationInventor: Hiroshi Tsuchi
-
Patent number: 8648660Abstract: An amplifier with a non-linear current mirror comprises an amplification stage having an input terminal for an input signal as well as an output stage coupled to the amplification stage by a current mirror stage. The current mirror stage comprises at least one mirror transistor coupled to the amplification stage and at least one output transistor coupled to the output stage. The amplifier comprises two variable resistive elements, each of them connected in series to one of the mirror transistor and the output transistor. A tuning stage is adapted to tune the variable resistive elements in response to the input signal.Type: GrantFiled: January 4, 2012Date of Patent: February 11, 2014Assignee: AMS AGInventor: Carlo Fiocchi
-
Publication number: 20140028394Abstract: A circuit includes a bias generating circuit, an operational amplifier, and a current mode logic circuit. The operational amplifier has a first input terminal, a second input terminal, and an output terminal. The bias generating circuit is configured to provide a first bias voltage to the first terminal. The second terminal is configured to receive a second bias voltage. The second terminal and the output terminal are configured to form a negative feedback loop. The output terminal is coupled with the current mode logic circuit.Type: ApplicationFiled: August 17, 2012Publication date: January 30, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Wei Chih Chen