With Periodic Switching Input-output (e.g., For Drift Correction) Patents (Class 330/9)
-
Patent number: 8698555Abstract: In one embodiment, an apparatus an amplifier configured to receive an asymmetric signal. A first resistance is coupled between an input node and an output node of the amplifier, the input node receiving the asymmetric signal. A second resistance is coupled to the input node of the amplifier. The second resistance includes a linear resistor. A third resistance is coupled to the second resistance. The third resistance is varied to adjust an amount of asymmetric correction provided by the amplifier to correct the asymmetric signal at the output node. The amount of asymmetric correction is a function of the first resistance and a combination of the second resistance and the third resistance.Type: GrantFiled: November 8, 2011Date of Patent: April 15, 2014Assignee: Marvell World Trade Ltd.Inventors: Steve Fang, Qiang Tang, Myung Jae Yoo
-
Patent number: 8680915Abstract: An amplifier system and method that eliminates memory effects due to amplifier sharing. The amplifier has a plurality of input stages. An input to be amplified is applied to one of the input stages of the amplifier, while the other input stages are turned off and reset. The inputs of the unused input stages are thus reset and equalized while the other input stage is turned on to receive the input to be amplified. An explicit reset phase is not needed.Type: GrantFiled: November 29, 2011Date of Patent: March 25, 2014Assignee: Agilent Technologies, Inc.Inventors: Cheongyuen Tsang, Ken A. Nishimura
-
Publication number: 20140077872Abstract: A signal amplification circuit includes an input terminal; a first chopper modulation circuit; a first amplifier having an amplification circuit and a chopper demodulation circuit, a capacitance feedback circuit having a second chopper modulation circuit, a first switch constituting a voltage follower circuit with the amplification circuit; a second switch; a second amplifier to convert the differential output signal from the second output terminal into a single-end signal; and a filter to pass at least a predetermined frequency component of the chopping frequency from the single-end signal from the second amplifier to output an output signal of the signal amplification circuit.Type: ApplicationFiled: September 4, 2013Publication date: March 20, 2014Applicant: RICOH COMPANY, LTD.Inventor: Takeshi Nagahisa
-
Publication number: 20140077873Abstract: The present disclosure relate to a sensor system having a low offset error. In some embodiments, the sensor system comprises a sensor configured to generate a sensor signal, which is provided to a main signal path having a first chopping correction circuit and a second chopping correction circuit. The first and second chopping correction circuit chop the sensor signal at first and second frequencies to reduce offset errors, but in doing so generate first and second chopping ripple errors. A first digital offset feedback loop generates a first compensation signal, which is fed back into the main signal path to mitigate the first chopping ripple error. A second digital offset feedback loop generates a second compensation signal, which is fed back into the main signal path to mitigate the second chopping ripple error.Type: ApplicationFiled: September 14, 2012Publication date: March 20, 2014Applicant: Infineon Technologies AGInventors: Mario Motz, Manfred Bresch
-
Patent number: 8674766Abstract: A differential amplifier stage and method for offset cancellation include an amplifier having an input and an output. An internal offset cancellation circuit has an input for receiving a control signal to control offset cancellation in the amplifier. The offset cancellation circuit is integrated with the amplifier but isolated from the input and the output of the amplifier, and, in accordance with its isolation, an impedance of the stage is unaffected by the offset cancellation circuit.Type: GrantFiled: June 6, 2013Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Fuad E. Doany, Alexander V. Rylyakov, Clint L. Schow
-
Patent number: 8659350Abstract: An amplifier (1) includes an analogue-to-digital converter (ADC) (7) and a switched capacitor output stage (8). The ADC (7) converts an analogue signal into a digital signal containing a sequence of symbols. The switched capacitor output stage (8) charges and discharges a capacitor to produce charge pulses at an output (3). During discharge, switches selectively couple the capacitor to the output (3) in opposite directions to produce charge pulses of opposing polarity. The values of the symbols in the digital signal are used to decide the polarity of charge pulses. In this manner, amplification can be achieved without introducing a direct current (DC) component to the signal at the output (3).Type: GrantFiled: June 11, 2010Date of Patent: February 25, 2014Assignee: St-Ericsson SAInventor: Bas Maria Putter
-
Patent number: 8643432Abstract: A two-stage op amp has a transconductance cell in a second stage modified to match a transconductance cell in a first stage. A transconductance swap network is inserted between transconductance cells and trans-impedance cells, such as current-steering networks, current mirrors, or drivers connected to the transconductance cells. The transconductance swap network directly connects the first transconductance cell to the first stage trans-impedance cell during a second clock phase, but crosses-over the first transconductance cell to the second-stage trans-impedance cell during a first clock phase. A first switched-capacitor network drives the gates of differential transistors in the first transconductance cell by alternately sampling an input and feedback, and equalizing to reset inputs. A second first switched-capacitor network drives differential transistors in the second transconductance cell, but during opposite clock phases.Type: GrantFiled: July 27, 2012Date of Patent: February 4, 2014Assignee: Hong Kong Applied Science & Technology Research Institute Company Ltd.Inventors: Chi Hong Chan, Chi Fat Chan, Gordon Chung
-
Patent number: 8638165Abstract: A switched-capacitor DC blocking amplifier is disclosed. In an embodiment, an integrated circuit is provided that includes an amplifier having an amplifier input and an amplifier output, a capacitor connected to the amplifier input and configured to receive an input signal, and a switched capacitor circuit coupled to provide a resistance between the amplifier input and the amplifier output. In one implementation, the switched capacitor circuit is configured with a feed forward circuit to reduce aliasing. In another implementation, the switched capacitor circuit includes a switched impedance circuit to reduce noise.Type: GrantFiled: October 11, 2011Date of Patent: January 28, 2014Assignee: QUALCOMM IncorporatedInventors: Peter J Shah, Shahin Mehdizad Taleie, Gerrit Groenewold, Guoqing Miao, Eunyung Sung
-
Patent number: 8638166Abstract: Apparatus and methods for notch filtering are provided. In certain implementations, an amplifier includes amplification stages for providing signal amplification, chopper circuitry for generating a chopped signal by chopping an amplified signal associated with the amplification stages at a chopping frequency, and a time-interleaved finite impulse response (FIR) notch filter for notching frequency components of the chopped signal near the chopping frequency. The time-interleaved FIR notch filter includes a plurality of FIR filters configured to sample the chopped signal at a sampling rate of about twice the chopping frequency. The FIR filters are interleaved in time to reduce sampling error. Additionally, the time-interleaved FIR notch filter includes an infinite impulse response (IIR) filter configured to average samples taken by respective ones of the FIR filters and to integrate the averaged samples to generate the time-interleaved FIR notch filter's output signal.Type: GrantFiled: June 13, 2012Date of Patent: January 28, 2014Assignee: Analog Devices, Inc.Inventor: Fazil Ahmad
-
Patent number: 8638164Abstract: An amplifier and a display driving circuit. The amplifier includes an input stage, a bias stage and an output stage. The input stage determines voltage levels of two nodes in correspondence to two input voltages received in response to a first bias voltage, and includes four path selecting switches, two input transistors and one bias transistor. The bias stage generates two class AB output voltages which correspond to the voltage levels of the two nodes, and includes current mirrors, ten path selecting switches, class AB bias circuits and two bias transistors. The output stage generates an output voltage VOUT that corresponds to the two class AB output voltages, and includes two coupling capacitors and two push-pull transistors. The plurality of path selecting switches operate by one signal of a first path selecting signal and a second path selecting signal that are exclusively enabled with respect to each other.Type: GrantFiled: September 4, 2009Date of Patent: January 28, 2014Assignee: Silicon Works Co., Ltd.Inventors: Young Suk Son, Yong Sung Ahn, Hyun Ja Cho, Hyung Seog Oh, Dae Keun Han
-
Publication number: 20140009222Abstract: Chopper circuitry may be adapted to operate in a high-temperature environment of a turbine. A first semiconductor switch (122) may have a first terminal coupled to receive a first output signal from a first leg (148) of a differential amplifier (150). A second switch (128) may have a first terminal coupled thru a first resistive element (R1) to a second terminal of the first semiconductor switch. The first terminal of the second semiconductor switch may be coupled to receive thru a second resistive element (R2) a second output signal from a second leg (152) of the amplifier. Switches (122,128) may be responsive to a switching control signal to respective gate terminals of the switches to supply an output signal, which alternates in correspondence with a frequency of the switching control signal from a first amplitude level to a second amplitude level, which effectively provides a doubling amplification factor.Type: ApplicationFiled: July 9, 2012Publication date: January 9, 2014Inventors: David J. Mitchell, Jie Yang, Roberto Marcelo Schupbach, John R. Fraley, Cora Schillig, Bryon Western
-
Patent number: 8624653Abstract: A device includes a comparator, and a selection circuit coupled to the inputs of the comparator. The selection circuit receives reference voltages and a variable voltage. In a normal operation mode, the selection circuit provides the variable voltage and a selected reference voltage to the comparator and the comparator provides an indication based on the variable voltage. In a test mode, the selection circuit provides a first selected reference voltage and a second selected reference voltage to the comparator for determining a switching offset voltage of the comparator.Type: GrantFiled: June 15, 2011Date of Patent: January 7, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Miten H. Nagda, Dale J. McQuirk
-
Patent number: 8624669Abstract: An apparatus and method for DC offset compensation. An amplifier receives an input signal (AIN) and provides an amplified output signal (SOUT) and a feedback path provides DC offset compensation. The feedback path comprises at least one voltage controlled oscillator (VCO) and a counter. The VCO provides, over time, a first VCO output signal based on said amplified output signal and a second VCO output signal based on a reference signal (VREF). The counter generates first pulse counts based upon the first VCO output signal and second pulse counts based upon the second VCO output signal and provides a compensation signal based on a comparison of the first and second pulse counts. One voltage controlled oscillator may sequentially receive a signal based on said amplifier output signal and the reference signal from a multiplexer so as to sequentially produce the first and second VCO output signals.Type: GrantFiled: December 15, 2011Date of Patent: January 7, 2014Assignee: Wolfson Microelectronics plcInventor: John Paul Lesso
-
Patent number: 8624668Abstract: An auto-zero amplifier includes a main amplifier for amplifying an input signal; the main amplifier receives an offset-correction signal for cancelling an offset at a first common-mode level of the input signal. At the first common-mode level, the offset-correction signal is based on a first value stored using a first offset-storage element. When a change is detected in the input common-mode from the first level to a second level, the first offset-storage element is switched out and a second offset-storage element, having a second value based on the second common-mode level, is switched in.Type: GrantFiled: December 14, 2011Date of Patent: January 7, 2014Assignee: Analog Devices, Inc.Inventors: Quan Wan, Alasdair G. Alexander
-
Patent number: 8626098Abstract: A transconductance comparator includes a comparator having an output of a detector configured to sense an amplitude of an output of a Variable Gain Amplifier (VGA) of a receiver as a first input and a reference amplitude level as a second input. The comparator generates an error signal based on the first input and the second input. The transconductance comparator also includes a transconductance amplifier having a differential voltage input based on the error signal generated through the comparator and generating an output current. The transconductance amplifier includes current sources associated with programmable current limits thereof and differential pairs associated with the current sources, one or more of which is implemented with a size mismatch between transistors thereof to eliminate an offset error due to a mismatch between the current limits, thereby enabling programmability of an attack time and a decay time during automatic gain control of the VGA.Type: GrantFiled: September 28, 2012Date of Patent: January 7, 2014Assignee: Tahoe RF Semiconductor, Inc.Inventor: Darrell Lee Livezey
-
Patent number: 8618874Abstract: A signal processing apparatus is provided that comprises a signal path including first and second signal processing stages for processing a signal. A switch, in a first state couples and in a second state de-couples an output of the first signal processing stage to an input of the second signal processing stage. An auxiliary stage coupled to the output of the first signal processing stage generates a control signal dependent to a DC level at the output of the first signal processing stage, on a DC level in the auxiliary stage, and indicates a DC offset at an output of the second signal processing stage. A calibration circuit, responsive to the control signal, adjusts a DC level in the signal path preceding the output of the first signal processing stage when the switch is in the second state.Type: GrantFiled: October 29, 2010Date of Patent: December 31, 2013Assignee: ST-Ericsson SAInventor: Robert Hwat Hian Teng
-
Publication number: 20130335131Abstract: In an embodiment, a circuit includes a forward path circuit having an auto-zero switch coupled between an input of an amplifier and an output of the amplifier, a first chopping circuit having an input coupled to an input of the forward path circuit and an output coupled to the input of the amplifier, and a second chopping circuit having an input coupled to the output of the amplifier and an output coupled to an output of the forward path circuit. The circuit further includes a feedback circuit that has a feedback switch, a feedback capacitor including a first end coupled to an output of the amplifier, a third chopping circuit coupled between the input of the forward path circuit and a first end of a feedback switch, and a fourth chopping circuit coupled between a second end of the feedback switch and a second end of the feedback capacitor.Type: ApplicationFiled: June 19, 2012Publication date: December 19, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Jose Luis Ceballos, Christian Reindl, Jonathan Paca
-
Patent number: 8611561Abstract: An external audio signal is input to an input terminal which is connected to the first terminal of a first resistor. The first terminal of a second resistor is connected to the second terminal of the first resistor. An operational amplifier is arranged such that its inverting input terminal is connected to the second terminal of the second resistor, and a reference voltage is applied to its non-inverting input terminal. A third resistor is arranged between the output terminal and the inverting input terminal of the operational amplifier. A first diode is arranged between the second terminal of the first resistor and a power supply terminal such that its cathode is on the power supply terminal side. Furthermore, a second diode is arranged between the second terminal of the first resistor and the ground such that its cathode is on the second terminal side of the first resistor.Type: GrantFiled: October 25, 2010Date of Patent: December 17, 2013Assignee: Rohm Co., Ltd.Inventor: Mitsuteru Sakai
-
Patent number: 8610496Abstract: A switched amplifier circuit arrangement comprises a main amplifier (Amp) having an input terminal (In) and an output terminal (Out) and a regulating amplifier (rAmp) to set an input and an output operating point of the main amplifier (Amp). The regulating amplifier (rAmp) exhibits an auxiliary amplifier (A) having a first input terminal coupled to a reference level (Vref), a second input terminal (Ain) coupled to the output terminal (Out), and an output terminal (Aout) which is connected via a first switch (S1) to the input terminal (In). Moreover, the switched amplifier circuit arrangement comprises a cancellation capacitor (Cc) coupled to the input terminal (In), a second switch (S2) which is coupled between the output terminal (Out) and the cancellation capacitor (Cc) at a first circuit node (n1), and a third switch (S3) connected between the circuit node (n1) and the reference level (Vref).Type: GrantFiled: August 18, 2010Date of Patent: December 17, 2013Assignee: AMS AGInventor: Weixun Yan
-
Patent number: 8610465Abstract: A comparator circuit (5) comprising a fully differential main amplifier unit (10, 10b). The main amplifier unit (10, 10b) comprises a control port and is adapted to control a bias current of a first branch of the main amplifier unit (10, 10b) and/or a bias current of a second branch of the main amplifier unit (10, 10b) in response to one or more control voltages supplied to the control port of the main amplifier unit (10, 10b). The comparator circuit (5) comprises circuitry (60) for balancing the voltages at the positive and negative input terminals (12a, 12b) of the main amplifier unit (10, 10b) during a first clock phase of the comparator circuit (5). Furthermore, the comparator circuit (10, 10a) comprises a switched-capacitor accumulator unit with a differential input.Type: GrantFiled: May 25, 2009Date of Patent: December 17, 2013Assignee: CSR Technology Inc.Inventor: Christer Jansson
-
Patent number: 8604859Abstract: A DC-offset correction circuit for a target circuit with an output terminal and a feedback input terminal. The DC-offset correction circuit includes an obtaining module and a correction module. The obtaining module obtains a DC-offset voltage from the output terminal. The correction module includes a first charging switch, a first inductor connected to the first charging switch in order from the output terminal to the feedback input terminal, and a first charging capacitor connected between ground and the node of the feedback input terminal and the first charging switch. When the voltage of the feedback input terminal is less then the DC-offset voltage, the correction module closes the first charging switch. When the voltage of the feedback input terminal is equal to the DC-offset voltage, the correction module opens the first charging switch.Type: GrantFiled: June 13, 2011Date of Patent: December 10, 2013Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Yang-Han Lee
-
Patent number: 8587372Abstract: A multi-input differential amplifying device of the present invention includes: a differential amplifier having an inverting input terminal and a non-inverting input terminal; and an input portion configured to apply a first input voltage to a first input terminal that is one of the inverting input terminal and the non-inverting input terminal and apply a second input voltage to a second input terminal that is the other input terminal, the first input voltage corresponding to first input signals that are a plurality of input signals for the first input terminal, the second input voltage corresponding to a second input signal that is one input signal for the second input terminal. The input portion is configured to correct an offset voltage between the first input voltage and the second input voltage.Type: GrantFiled: May 31, 2011Date of Patent: November 19, 2013Assignee: Panasonic CorporationInventors: Kazuhito Kimura, Yasunori Yamamoto
-
Patent number: 8576002Abstract: Embodiments of the present invention provide a sample and hold amplifier that provides a preamplifier with a multi-stage zeroing architecture. The multi-stage architecture reduces effects of parasitic capacitance exponentially over prior attempts, which yields increased accuracy.Type: GrantFiled: July 20, 2011Date of Patent: November 5, 2013Assignee: Analog Devices, Inc.Inventor: Sanjay Rajasekhar
-
Patent number: 8576001Abstract: Disclosed herein are an offset compensation apparatus for a magnetic detection circuit, and a method thereof. The offset compensation apparatus includes: an amplifying unit amplifying an output voltage, and outputting the amplified voltages; an offset detection unit detecting an offset; a comparison unit determining whether or not the offset output from the offset detection unit is greater than a pre-set positive reference value or smaller than a pre-set negative reference value; a counter unit; and a current supply.Type: GrantFiled: March 21, 2012Date of Patent: November 5, 2013Assignee: Samsung Electro-Mechanics Co., LtdInventors: Seung Chul Pyo, Kyung Uk Kim
-
Patent number: 8558288Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: February 28, 2011Date of Patent: October 15, 2013Assignee: Life Technologies CorporationInventors: Jonathan M. Rothberg, Wolfgang Hinz, Kim L. Johnson
-
Patent number: 8552798Abstract: A method for offset compensation of a switched-capacitor amplifier comprises a reset phase (?1) and at least one working phase (?2). An output voltage (Vout) of the amplifier (amp) is fed according to a damped feedback loop gain (AB(1)) to a first amplifier input (ain1) in the reset phase (?1) as a function of an offset voltage (Voff). In the least one working phase (?2), an offset of the amplifier (amp) is compensated as a function of the offset voltage (Voff) by superimposing the output voltage (Vout) onto an input voltage (Vin) of the amplifier (amp) according to a loop gain (AB(2)).Type: GrantFiled: August 24, 2011Date of Patent: October 8, 2013Assignee: AMS AGInventor: Vincenzo Leonardo
-
Patent number: 8552660Abstract: The present invention relates to a parallel light emitting diode (“LED”) drive circuit and provides a drive circuit configured to drive a parallel array of LEDs. The drive circuit comprises: a plurality of switches, a plurality of sampling resistors, and a plurality of chopper amplifiers. Each switch is coupled to a respective LED in the LED array. Each chopper operational amplifier configured to receive a reference voltage and a switching control signal and generate an input offset voltage. Each chopper operational amplifier includes a differential amplifier including an input transistor pair and a current mirror transistor pair, of which the electrical positions can be reserved when the switching control signal is switched between a first state and a second state, wherein the offset voltage, which causes the lightness mismatching in a parallel LED circuit, can be cancelled.Type: GrantFiled: May 10, 2010Date of Patent: October 8, 2013Inventors: Zutao Liu, Kun Cheng, Jianbo Sun, Gang Shi
-
Patent number: 8542066Abstract: Apparatus and methods for reducing output noise of a signal channel are provided. In one embodiment, a signal channel includes an amplifier for amplifying an input signal to generate an amplified signal. The amplifier includes a bias circuit that controls a bias current of the amplifier based on a voltage across a biasing capacitor. The apparatus further includes a sampling circuit for sampling the amplified signal. The sampling circuit generates an output signal based on a difference between a first sample of the amplified signal taken at a first time instance and a second sample of the amplified signal taken at a second time instance. The bias circuit samples a bias voltage onto the biasing capacitor before the first time instance and holds the voltage across the biasing capacitor substantially constant between the first time instance and the second time instance to reduce noise of the output signal.Type: GrantFiled: February 9, 2012Date of Patent: September 24, 2013Assignee: Analog Devices, Inc.Inventor: Yoshinori Kusuda
-
Patent number: 8536923Abstract: A system and method for reducing gain error and distortion in an operational amplifier due to errors in the second or integrator stage. A correction circuit may replicate an error current and insert the current into the signal stream to preempt the induction of an error at the amplifier's input. A capacitor may sample the error voltage at the input of the integrator stage of the amplifier and generate a replica of the error current in the integration capacitor to feed it into the input of the integrator stage. This eliminates any nonlinearity errors created by error currents in the compensation or integration capacitor at the second or integrator stage of the two-stage amplifier. Feeding the error current to the integrator stage may be facilitated with a unity gain buffer and a current mirror.Type: GrantFiled: July 21, 2011Date of Patent: September 17, 2013Assignee: Analog Devices, Inc.Inventors: Moshe Gerstenhaber, Sandro Herrera, Chau Cuong Tran
-
Patent number: 8531239Abstract: A differential amplifier amplifies the difference between a signal input to the non-inverting terminal via a capacitor and a signal input to the inverting terminal. A switch switches whether to input the signal to the non-inverting terminal via the capacitor. A resistance is connected between the non-inverting terminal and the inverting terminal. An offset voltage corrector corrects the offset voltage of the differential amplifier based on the output signal of the differential amplifier during a correction period in which the switch is controlled not to input the signal to the non-inverting terminal via the capacitor.Type: GrantFiled: January 23, 2012Date of Patent: September 10, 2013Assignee: Canon Kabushiki KaishaInventor: Yoshikazu Yamazaki
-
Patent number: 8531238Abstract: Disclosed are systems and methods to achieve a low noise, fully differential amplifier with controlled common mode voltages at each stage output but without the requirement of a common mode feedback loop. Common mode voltages are adjusted by adjusting the currents flowing through the load impedances (bias currents) wherein the currents are derived from one or more voltage-to-current converters based on an impedance that matches to the load impedances of the stages of the amplifier. The amplifier invented is primarily used for amplification of low frequency signals. The amplifier has one or more gain stages applying only one conduction type of transistors of an IC technology that has the lowest transition frequency between 1/f noise and white noise to achieve a low chopping or autozeroing frequency.Type: GrantFiled: January 11, 2012Date of Patent: September 10, 2013Assignee: Dialog Semiconductor GmbHInventor: Dirk Killat
-
Patent number: 8525586Abstract: A gain stage with DC offset compensation includes a gain amplifier and a compensation device. The gain amplifier is arranged to amplify an input signal according to a gain control signal. The compensation device is arranged to perform a DC offset compensation applied to the gain amplifier with an operating configuration based on the gain control signal.Type: GrantFiled: August 15, 2011Date of Patent: September 3, 2013Assignee: Mediatek Inc.Inventor: Mu-Jung Chen
-
Patent number: 8514014Abstract: An amplifier system can include a feedback amplifier circuit having an amplifier, a feedback capacitor connected between an input terminal and an output terminal of the amplifier by at least one first switch, and a reset capacitor connected across the feedback capacitor by at least one second switch and between a pair of reference voltages by at least one third switch. During an input-signal processing phase of operation, a control circuit may close the at least one first switch and open the at least one second switch to electrically connect the feedback capacitor between the input and output terminals to engage feedback processing by the feedback amplifier circuit, and close the third switch to electrically connect the reset capacitor between the first and second voltages to charge the reset capacitor to a selectable voltage difference.Type: GrantFiled: February 9, 2011Date of Patent: August 20, 2013Assignee: Analog Devices, Inc.Inventors: Cathal Murphy, Michael Coln, Gary Carreau, Alain Valentin Guery, Bruce Amazeen
-
Patent number: 8508290Abstract: In a high-performance interface circuit for micro-electromechanical (MEMS) inertial sensors, an excitation signal (used to detect capacitance variation) is used to control the value of an actuation signal bit stream to allow the dynamic range of both actuation and detection paths to be maximized and to prevent folding of high frequency components of the actuation bit stream due to mixing with the excitation signal. In another aspect, the effects of coupling between actuation signals and detection signals may be overcome by performing a disable/reset of at least one of and preferably both of the detection circuitry and the MEMS detection electrodes during actuation signal transitions. In a still further aspect, to get a demodulated signal to have a low DC component, fine phase adjustment may be achieved by configuring filters within the sense and drive paths to have slightly different center frequencies and hence slightly different delays.Type: GrantFiled: September 13, 2011Date of Patent: August 13, 2013Inventors: Ayman Elsayed, Ahmed Elmallah, Ahmed Elshennawy, Ahmed Shaban, Botros George, Mostafa Elmala, Ayman Ismail, Mostafa Sakr, Ahmed Mokhtar
-
Patent number: 8508217Abstract: An output circuit of a charge mode sensor includes a second resistor and an operational amplifier. The second resistor connects an output portion of the charge mode sensor and a ground. The operational amplifier is configured to output a detection signal that varies in accordance with an amount of charge kept in the charge mode sensor. The operational amplifier includes an inverting input portion, a non-inverting input portion, and an output portion. The inverting input portion is connected to the output portion of the charge mode sensor via a sensor cable. The non-inverting input portion is connected to a reference voltage. The output portion is connected to the inverting input portion via a first resistor.Type: GrantFiled: December 6, 2010Date of Patent: August 13, 2013Assignee: Honda Motor Co., Ltd.Inventor: Yoshimasa Eguchi
-
Patent number: 8497733Abstract: The present invention quickly detects an offset and prevents cutoff of low frequency signals. Offset detection circuits smooth an output of a variable gain amplifier at a predetermined time constant and detects the offset, which is a DC component. The detected offset is added to the input of the variable gain amplifier by an adder and the offset in the output of the variable gain amplifier is corrected. The time constant in the offset detection circuit is changed by the resistance values of the variable resistors. Then, the time constant is changed to a small time constant when the gain of the variable gain amplifier is changed and thereafter to a large time constant.Type: GrantFiled: February 2, 2012Date of Patent: July 30, 2013Assignee: Semiconductor Components Industries, LLCInventors: Nobuo Takahashi, Toru Dan, Masashi Aramomi, Yoshiyasu Kaneko
-
Patent number: 8493139Abstract: An amplifier may include a low noise auto-zero circuit with auto-zero capacitors and switch-controlled auxiliary capacitors that function as switched-capacitor low-pass filters. In an acquisition phase of the auto-zero operation, the inputs of an amplifier may be shorted to a common voltage, and a representation of the offset voltage may be acquired by the auto-zero capacitors. In a hold phase of the auto-zero operation, the auto-zero capacitors may be connected to the auxiliary capacitors, and the resulting voltages may be applied to the circuit such that the original offset voltage is cancelled. Moreover, the switched-capacitor filters may reduce the effective sampling noise while maintaining high acquisition bandwidth.Type: GrantFiled: November 17, 2011Date of Patent: July 23, 2013Assignee: Analog Devices, Inc.Inventor: Mark Sayuk
-
Patent number: 8487697Abstract: A fully differential amplifier with automatic offset voltage zeroing including first and second dynamically switched current mirrors and an output circuit. Each current mirror toggles operation between an autozeroing phase in which it mirrors a first current level indicative of a level of a first input terminal to provide a mirrored current, and an output phase in which it applies a difference current to a common output node. The difference current is a difference between the mirrored current and a second current level indicative of a level of a second input terminal. The first and second dynamically switched current mirrors operate out of phase with respect to each other during respective periods of each cycle of a clock signal. The output circuit develops first and second output signals on first and second output terminals at first and second polarities, respectively, based on a level of the common output node.Type: GrantFiled: December 9, 2011Date of Patent: July 16, 2013Assignee: Touchstone Semiconductor, Inc.Inventor: Gregory L. Schaffer
-
Patent number: 8482352Abstract: A differential amplifier stage and method for offset cancellation include an amplifier having an input and an output. An internal offset cancellation circuit has an input for receiving a control signal to control offset cancellation in the amplifier. The offset cancellation circuit is integrated with the amplifier but isolated from the input and the output of the amplifier, and, in accordance with its isolation, an impedance of the stage is unaffected by the offset cancellation circuit.Type: GrantFiled: June 30, 2010Date of Patent: July 9, 2013Assignee: International Business Machines CorporationInventors: Fuad E. Doany, Alexander V. Rylyakov, Clint L. Schow
-
Patent number: 8476970Abstract: In a high-performance interface circuit for micro-electromechanical (MEMS) inertial sensors, an excitation signal (used to detect capacitance variation) is used to control the value of an actuation signal bit stream to allow the dynamic range of both actuation and detection paths to be maximized and to prevent folding of high frequency components of the actuation bit stream due to mixing with the excitation signal. In another aspect, the effects of coupling between actuation signals and detection signals may be overcome by performing a disable/reset of at least one of and preferably both of the detection circuitry and the MEMS detection electrodes during actuation signal transitions. In a still further aspect, to get a demodulated signal to have a low DC component, fine phase adjustment may be achieved by configuring filters within the sense and drive paths to have slightly different center frequencies and hence slightly different delays.Type: GrantFiled: September 13, 2011Date of Patent: July 2, 2013Inventors: Ahmed Mokhtar, Ahmed Elmallah, Ahmed Elshennawy, Ahmed Shaban, Botros George, Mostafa Elmala, Ayman Ismail, Mostafa Sakr, Ayman Elsayed
-
Patent number: 8476973Abstract: A switch device includes a plurality of differential switches formed in a semiconductor substrate. Each of the plurality of differential switches includes first and second differential transistors. The plurality of differential switches are placed in such a manner that the first differential transistors are adjacent to each other and the second differential transistors are adjacent to each other.Type: GrantFiled: August 2, 2012Date of Patent: July 2, 2013Assignee: Panasonic CorporationInventor: Heiji Ikoma
-
Publication number: 20130161492Abstract: A switching circuit, a charge sense amplifier, and a photon counting device are provided. The switching circuit configured to close and open a connection between a first terminal and a second terminal of a predetermined circuit element, includes: a first transistor comprising a source connected to the first terminal, a drain connected to the second terminal, and a gate; a second transistor comprising a drain, a source, and a gate connected to the drain of the second transistor; a current source configured to supply a current flowing through the drain and the source of the second transistor, to generate a gate voltage of the gate of the second transistor; and a multiplexer configured to receive the gate voltage, a reference voltage, and a control signal, and selectively apply the gate voltage or the reference voltage to the gate of the first transistor based on the control signal.Type: ApplicationFiled: August 15, 2012Publication date: June 27, 2013Applicants: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY, SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-wook HAN, Hyun-sik KIM, Young-hun SUNG, Jun-hyeok YANG, Gyu-hyeong CHO
-
Patent number: 8471631Abstract: There is provided a bias circuit that can operate even at low voltage and control a current reflecting a change in drain voltage. A first current mirror circuit for feeding back a drain terminal current of an FET which receives an output of an operational amplifier at a gate terminal to an input terminal of the operational amplifier and a second current mirror circuit are coupled in parallel. A variable voltage is coupled to the first current mirror circuit, and a fixed voltage is coupled to the second current mirror circuit. Even if the variable voltage becomes lower than the threshold voltage of FETs configuring the first current mirror circuit, the second current mirror circuit feeds back the current to the input terminal of the operational amplifier with reliability.Type: GrantFiled: April 19, 2011Date of Patent: June 25, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Satoshi Tanaka, Fuminori Morisawa, Makoto Tabei
-
Patent number: 8471794Abstract: To obtain an amplifier circuit capable of realizing low power consumption and high-precision output. A controlling unit controls each switch of an offset correction circuit to select one capacitor associated with a voltage level of an input signal selected by an input signal selection unit, have an offset voltage of an operational amplifier generated according to the voltage level of the input signal stored by the selected capacitor, and correct an output of the operational amplifier by using the offset voltage held by the selected capacitor.Type: GrantFiled: July 17, 2009Date of Patent: June 25, 2013Assignee: Getner Foundation LLCInventors: Yoshihiko Nakahira, Hiroshi Tsuchi
-
Patent number: 8471630Abstract: A fast settling reference voltage buffer and method are disclosed. In one of embodiments, An apparatus comprising: an OTA (operational trans-conductance amplifier) with a positive input terminal coupled to a reference voltage, a negative input terminal coupled to a feedback node, and an output terminal coupled to a circuit node shunt to ground by a shunt capacitor via a current sensor; a tunable resistor, controlled by a control signal, coupling the circuit node to the feedback node; a load circuit coupled to the feedback node via a switch controlled by a logical signal; and a control circuit for receiving an output of the current sensor and outputting the control signal, wherein the control signal is adapted in accordance with the output of the current sensor.Type: GrantFiled: April 26, 2012Date of Patent: June 25, 2013Assignee: Realtek Semiconductor Corp.Inventor: Chia-Liang Lin
-
Patent number: 8461922Abstract: Techniques are disclosed for canceling an offset component (e.g., dc component or dc offset) in an amplifier circuit. For example, an apparatus comprises an amplifier circuit with an amplifier element and a feedback resistor network coupled between an output of the amplifier element and an input of the amplifier element. The apparatus also comprises a current source coupled to the feedback resistor network, the current source generating a current signal that generates a voltage in a first portion of the feedback resistor network that cancels an offset component present in an input signal received by the amplifier circuit. A second portion of the feedback resistor network may be adjustable so that a gain applied to the input signal is adjustable while the offset component is canceled from the input signal. One or more resistors in the feedback resistor network may be composed of the same or substantially similar material as one or more resistors associated with the current source.Type: GrantFiled: February 24, 2011Date of Patent: June 11, 2013Assignee: LSI CorporationInventor: Robert Alan Norman
-
Patent number: 8457192Abstract: A switch-modulator for a radio-frequency power amplifier, arranged to modulate the I-signal and the Q-signal of the complex components (I+j·Q) separately in an I-signal part and a Q-signal part in order to create a modulated I-signal pulse sequence and a modulated Q-signal pulse sequence, wherein the modulation comprises a time-shift of the pulse positions within a sample interval.Type: GrantFiled: December 18, 2006Date of Patent: June 4, 2013Assignee: Telefonaktiebolaget L M Ericsson (Publ)Inventor: Håkan Malmqvist
-
Patent number: 8456233Abstract: A chopper comprises a differential difference amplifier, a first switch, and a second switch. The differential difference amplifier comprises a first input stage and a second input stage. The first input stage comprises a non-inverting input terminal and an inverting input terminal. The second input stage comprises a non-inverting input terminal and an inverting input terminal. The first switch is operable to receive a first input voltage and a second input voltage and selectively transfer the first input voltage to one of the non-inverting input terminal of the first input stage and the non-inverting input terminal of the second input stage. The second switch is operable to receive a third input voltage and a fourth input voltage and selectively transfer the third input voltage to one of the inverting input terminal of the first input stage and the inverting input terminal of the second input stage.Type: GrantFiled: November 4, 2011Date of Patent: June 4, 2013Assignee: Himax Technologies LimitedInventor: Zong-Fu Hsieh
-
Publication number: 20130127526Abstract: An amplifier may include a low noise auto-zero circuit with auto-zero capacitors and switch-controlled auxiliary capacitors that function as switched-capacitor low-pass filters. In an acquisition phase of the auto-zero operation, the inputs of an amplifier may be shorted to a common voltage, and a representation of the offset voltage may be acquired by the auto-zero capacitors. In a hold phase of the auto-zero operation, the auto-zero capacitors may be connected to the auxiliary capacitors, and the resulting voltages may be applied to the circuit such that the original offset voltage is cancelled. Moreover, the switched-capacitor filters may reduce the effective sampling noise while maintaining high acquisition bandwidth.Type: ApplicationFiled: November 17, 2011Publication date: May 23, 2013Applicant: ANALOG DEVICES, INC.Inventor: Mark SAYUK
-
Patent number: 8447046Abstract: The present invention discloses a circuit with three-stage of power-on sequence used for suppressing the pop noise in audio system. It mainly comprises a first resistor (R1); a capacitor (Cout); a first switch (SW1); a second switch (SW2); a soft start device; a first feedback amplifier; and a second feedback amplifier. By using the three-stage of power-on sequence, the present invention can effectively suppress the pop noise when the audio driver is power on.Type: GrantFiled: January 13, 2011Date of Patent: May 21, 2013Assignee: ISSC Technologies Corp.Inventors: Hsin-Chieh Huang, Yi-Lung Chen