Abstract: An oscillator circuit arrangement includes a switched capacitor circuit at least one capacitor selectively coupled to one of a supply terminal and a terminal for ground potential. A chopper circuit is disposed between the switched capacitor circuit and a comparator. The chopper circuit selectively couples one of input terminals and a reference potential terminal to its output terminals. A buffer circuit is coupled to the output of the comparator circuit. The buffer circuit is connected to the switched capacitor circuit and to the chopper circuit to control selective coupling operations therein.

Abstract: In described examples, a circuit includes an integrator. The integrator generates a first signal responsive to an input signal. A trigger circuit is coupled to the integrator and receives the first signal. A charge dump circuit is coupled to the integrator and the trigger circuit. The trigger circuit modifies configuration of the charge dump circuit and the integrator when the first signal is greater than a first threshold.

Abstract: An integrated circuit apparatus includes an oscillation circuit that generates an oscillation signal by using a resonator, an output buffer circuit that outputs a clock signal based on the oscillation signal, a DC voltage generation circuit that generates a DC voltage used to generate the oscillation signal or the clock signal, a power source pad to which a power source voltage is supplied, a ground pad to which a ground voltage is supplied, and a clock pad via which the clock signal is outputted. The ground pad and the DC voltage generation circuit are disposed so as to overlap with each other in the plan view.

Abstract: To reduce power consumption and suppress display degradation of a liquid crystal display device. To suppress display degradation due to an external factor such as temperature. A transistor whose channel formation region is formed using an oxide semiconductor layer is used for a transistor provided in each pixel. Note that with the use of a high-purity oxide semiconductor layer, off-state current of the transistor at a room temperature can be 10 aA/?m or less and off-state current at 85° C. can be 100 aA/?m or less. Consequently, power consumption of a liquid crystal display device can be reduced and display degradation can be suppressed. Further, as described above, off-state current of the transistor at a temperature as high as 85° C. can be 100 aA/?m or less. Thus, display degradation of a liquid crystal display device due to an external factor such as temperature can be suppressed.

Abstract: The present disclosure provides an oscillator circuit, a chip and an electronic device. The oscillator circuit includes two charge and discharge circuits, a reference voltage switching module, two comparators and a logic control module. When an output of either of the comparators, the logic control module controls one charge and discharge circuit connected to the comparator to discharge, controls the other charge and discharge circuit to charge, and controls the reference voltage switching module to switch a reference voltage of the comparator to a second voltage. When the output of the comparator transitions back, the logic control module controls the one charge and discharge circuit to charge. When the output of the comparator transitions again, the logic control module controls the reference voltage switching module to switch the reference voltage of the comparator to a first voltage, and controls one charge and discharge circuit to stop charging.

Abstract: An ECU includes a boosting circuit that boosts an input power supply voltage, a backup capacitor that charges a backup power supply in accordance with a boosted voltage boosted by the boosting circuit, an airbag ignition circuit that drives an airbag with the backup power supply charged by the backup capacitor as a driving power supply, and a bidirectional current limiting unit that limits a charging current flowing from the boosting circuit to the backup capacitor and limits a backflow current flowing from the backup capacitor to the boosting circuit.

Abstract: Provided is an electrostatic capacitance detection device including: an electrode pair including a pair of electrodes, the electrode pair being arranged inside a compressor configured to compress refrigerant; a capacitor being connected in series to the electrode pair; an inverter having one of power lines connected to one end of series-connected electrode pair and capacitor, and is configured to drive the compressor, the power lines being used for driving the compressor; and a voltage detecting unit configured to measure a voltage between the pair of electrodes of the electrode pair.

Abstract: Disclosures of the present invention particularly describe oscillator circuit with temperature compensation function, consisting of a fully differential amplifier, a current mirror unit, a bias current supplying unit, a compensation unit, and a reference signal generating unit. A variety of experimental data have proved that, based on the normal operation of the compensation unit and the reference signal generating unit, an oscillation frequency of this oscillator circuit would be maintained at same level even if the ambient temperature continuously increases. Therefore, because the frequency drift due to temperature variation would not occur in the oscillator circuit of the present invention, the novel oscillator circuit is potential oscillator to replace the conventional oscillators applied in analog-to-digital convertors or time-to-digital convertors.

Abstract: A Power-on Reset circuit is described. The Power-on Reset is formed by two comparators and a latch circuit. The Power-on Reset circuit will de-assert the reset state once the supply voltage reaches a first reference point and re-assert the reset state once the supply voltage drops below a second reference point. The Power-on Reset circuit disclosed further includes circuits to initialize properly and to ensure the regulator voltage and the bandgap voltages are stable and above the ground level voltage.

Abstract: In a receiver facility in an ultra-wideband communication system, a dual-mode circuit adapted to operate in a selected one of three operating modes without changes in circuit topology: a calibration mode adapted to render the circuit substantially independent of circuit component mismatches; a frequency comparator mode adapted to indicate whether the frequency of a first periodic signal is larger or smaller than the frequency of a second periodic signal; and an early-late detector mode adapted to indicate whether the 1st rising edge of the first periodic signal arrived sooner or later than the 1st rising edge of the second periodic signal applied.

Abstract: Examples of a signal calculator include a voltage multiplier and a time divider. The voltage multiplier copies time information corresponding to a first voltage and generates a third voltage using a second current corresponding to a second voltage during a first period corresponding to the copied time information. The time divider generates an output according to a result of comparing a voltage generated by a first current on the basis of a voltage corresponding to a first time with a second voltage corresponding to a second time.

Abstract: An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to generate a divided clock signal and a control signal in response to (i) an input clock signal and (ii) a configuration signal. The second circuit may be configured to generate an output clock signal in response to (i) the control signal and (ii) the divided clock signal. The second circuit may add a delay to one or more edges of the output clock signal by engaging one or more of a plurality of capacitances. A number of the capacitances engaged may be selected to reduce jitter on the output clock signal. The capacitances may be used each cycle to calibrate the output clock signal.

Abstract: A temperature sensor generates a variable voltage whose level decreases linearly as a temperature increases, and compares the variable voltage with first and second reference voltages to generate first and second temperature codes to measure the temperature.

Abstract: Provided is a clock generator that includes a comparator in which characteristics of two input signals vary over time. A voltage controller, having a resistor and at least one constant current source, generates a direct current (DC) voltage proportional to an output current of the constant current source and a resistance value of the resistor. The comparator compares a ramp voltage generated by the voltage controller with the DC voltage.

Abstract: Disclosed is a method for generating an oscillating signal and an oscillator circuit.

Abstract: A relaxation oscillator reduces temperature sensitivity and phase noise at low offset frequency by periodically swapping a first current and a second current so that after the first current has been input to a first pair of circuits and the second current has been input to a second pair of circuits, the second current is input to the first pair of circuits and the first current is input to the second pair of circuits.

Abstract: To provide an analog electronic timepiece which prevents a crystal oscillation circuit from malfunctioning even if a battery voltage is lowered at motor loading. An analog electronic timepiece is equipped with a crystal vibrator, an oscillation circuit, a frequency division circuit, a constant voltage circuit, an output control circuit, and a motor. The analog electronic timepiece is configured in such a manner that the constant voltage circuit has a voltage holding circuit connected between a gate of an output transistor and a power supply terminal, and the oscillation circuit and the frequency division circuit are operated with a constant voltage generated by the constant voltage circuit as a power supply.

Abstract: An oscillator includes a compensated current source that adjusts an output current based on process, supply voltage, and temperature (“PVT”) variations of an integrated circuit device. The oscillator generates an output signal having a frequency based, in part, on the output current of the compensated current source. Accordingly, the output signal has a relatively low sensitivity to PVT variations.

Abstract: An apparatus comprises a reference voltage bias generator configured to generate a first reference voltage and a second reference voltage. During a low supply mode, the first reference voltage is equal to a supply voltage potential and the second reference voltage is equal to a ground potential. During a high supply mode, the first reference voltage is equal to a first fraction times the supply voltage potential and the second reference voltage is equal to a second fraction times the supply voltage potential. The apparatus further includes a reference voltage booster coupled to the reference voltage bias generator, wherein the reference voltage booster is configured to generate the first reference voltage and the second reference voltage with increased drive capability.

Abstract: New and highly stable oscillators are disclosed.

Abstract: A charge pump is regulated based up its output level. The regulation circuitry adjusts the frequency of the pump's clock based on feedback from pump's output. The pump's clock signal is generated by an oscillator whose frequency depends on a reference voltage level. The reference voltage level is dependent upon a regulation signal. In an example, a transistor whose gate is controlled by the regulation level is part of a series of elements in voltage divider, where the reference value is taken from a node of the divider.

Abstract: Method for adjusting a state-of-charge within an electrical energy storage device of a hybrid powertrain system includes monitoring a plurality of electrical energy storage device parameters and determining a discharge power capability of the electrical energy storage device based on the monitored plurality of electrical energy storage device parameters. If the discharge capability is less than a first threshold, a state-of charge adjustment mode is activated. The state-of-charge adjustment mode includes increasing a commanded state-of-charge to an elevated state-of-charge to increase the discharge capability to achieve the first threshold and maintaining the commanded state-of-charge at the elevated state-of-charge until the discharge capability achieves the first threshold.

Abstract: In an embodiment, a method includes: during a first portion of a cycle of a clock signal generated by an oscillator, pre-charging a first capacitor of a first switched capacitor stage until a first comparator determines that a first node voltage of the first switched capacitor stage is greater than a first reference voltage at a first reference voltage node; applying a second reference voltage to the first reference voltage node; and responsive to a first edge of the clock signal, charging the first capacitor until the first comparator determines that the first node voltage is greater than the second reference voltage at the first reference voltage node.

Abstract: An integrated circuit (10) has an internal RC-oscillator (20) for providing an internal clock signal (CLI) having an adjustable oscillator frequency. The integrated circuit (10) further comprises terminals (101, 102) for connecting an external LC tank (30) having a resonance frequency and a calibration circuit (40) which is configured to adjust the oscillator frequency based on the resonance frequency of the LC tank (30) connected during operation of the integrated circuit (10). An internal auxiliary oscillator (46) is connected to the terminals (101, 102) in a switchable fashion and is configured to generate an auxiliary clock signal (CLA) based on the resonance frequency. The calibration circuit (40) comprises a frequency comparator (47) which is configured to determine a trimming word (TRW) based on a frequency comparison of the internal clock signal (CLI) and the auxiliary clock signal (CLA). The LC tank (30) to be connected is an antenna for receiving a radio signal.

Abstract: An oscillator module includes a first MOS transistor and a capacitor. The capacitor is coupled between a gate and source of the first MOS transistor. The drain of the first MOS transistor receives a first bias current and generates an oscillating output signal. A switching circuit operates in response to the oscillating output signal to selective charge and discharge the capacitor. A current sourcing circuit is configured to generate the bias current. The current sourcing circuit includes a second MOS transistor which has an identical layout to the first MOS transistor and receives a second bias current. A resistor is coupled between a gate and source of the second MOS transistor. The current sourcing circuit further includes a current mirror having an input configured to receive a reference current passing through the resistor and generate the first and second bias currents.

Abstract: An oscillation circuit includes a condenser, a charging/discharging part configured to switch between charging and discharging of the condenser according to a control signal, a comparator configured to compare a voltage of the condenser with a reference voltage and output a comparison result signal, a flip-flop configured to be set or reset according to the comparison result signal, supply an output signal as the control signal to the charging/discharging part, and output the output signal as an oscillation signal, and a current control part configured to control an operating current of the comparator in correspondence with the voltage of the condenser.

Abstract: A period signal generation circuit including a control voltage generator and a period controller. The control voltage generator selecting one of temperature-dependent voltages to output the selected temperature-dependent voltage as a control voltage. The first and second temperature-dependent voltages varying according to a temperature and the third temperature-dependent voltage is constant regardless of variation of the temperature. The period controller configured to determine an amount of a current discharging from an internal node in response to the control voltage and outputs a periodic signal whose cycle time is determined according to a level of an internal signal induced at the internal node.

Abstract: An oscillation circuit includes an RS flip-flop for generating output signals based on a set signal and a reset signal, an electric-charge charge/discharge unit which has first and second capacitors and charges or discharges the first and second capacitors complementarily based on the output signals, a first comparator which compares a first voltage according to electric charge accumulated in the first capacitor and a first reference voltage and outputs the set signal, a second comparator which compares a second voltage according to electric charge accumulated in the second capacitor and the first reference voltage and outputs the reset signal, and a control unit for controlling a timing at which respective voltage levels of the first reference voltage and the first voltage match and a timing at which respective voltage levels of the first reference voltage and the second voltage match according to a frequency of the output signals.

Abstract: An apparatus includes a selection device to select a spreading profile from a plurality of spreading profiles, and an oscillation device to generate clock signals having different frequencies over time based on the selected spreading profile. A method includes selecting a spreading profile from a plurality of spreading profiles, and generating clock signals having different frequencies over time based on the selected spreading profile.

Abstract: A multi-input voltage-to-frequency conversion circuit, includes: a multi-input operational amplifier amplifying one of multiple voltage signals in response to multiple control signals to generate an amplified voltage; a voltage-to-current converter converting the amplified voltage into a sensed current, and generating an oscillation current based on the sensed current and on an offset voltage that is associated with a predetermined frequency range corresponding to the one of the voltage signals; and a current-controlled oscillator generating, based on the oscillation current, a periodic pulse signal that has a frequency linearly proportional to the magnitude of the one of the voltage signals.

Abstract: Methods and circuits for CMOS relaxation oscillators are disclosed. A single capacitive element, a single current source and a switching network are utilized. A switching network of the oscillator allows both nodes of the capacitive element to rise and fall between a positive and a negative voltage with respect to ground supply, without causing leakage to substrate or risk of latch-up, i.e. the inadvertent creation of a low-impedance path. The oscillator requires minimum silicon area, has an improved duty cycle, is particular useful for implementing lower frequency clocks and is enabled for smaller technology nodes, lower than 250 nm, due to lower supply voltage.

Abstract: A low current single chip oscillator timing circuit which includes a dual mode capacitor circuit having a larger capacitance mode and a smaller capacitance mode having a fixed ratio. The timing circuit also includes an oscillator circuit that uses the dual mode capacitor circuit as a part of its time base wherein the large capacitance mode is operated with low power consumption and as needed includes a circuit that generates a reference pulse, wherein the short pulse and the reference pulse are compared and the result is used for correction to the oscillator frequency to create a feedback loop.

Abstract: A control circuit for reducing electromagnetic interference is provided. The control circuit includes a periodic signal generator and a modulation controller. The periodic signal generator adjusts a modulation periodic signal generated by the periodic signal generator, according to a feedback modulation signal. The modulation controller is coupled to the periodic signal generator, for receiving the modulation periodic signal, and adjusting a frequency of the received modulation periodic signal according to a plurality of delay periods set according to a plurality of control signals, and generating the feedback modulation signal.

Abstract: An example PWM includes a driver and a two-way oscillator. The oscillator includes, a first frequency adjust current source, a second frequency adjust current source, a capacitor, a switching reference and a comparator. The capacitor integrates a frequency adjust current by charging with the first frequency adjust current source. The capacitor subsequently integrates a second frequency adjust current by discharging with the second frequency adjust current source. The switching reference outputs a first reference voltage and a second reference voltage responsive to an oscillator signal. The comparator compares the output of the switching reference with a voltage on the capacitor. The first and second frequency adjust current sources vary the first and second frequency adjust currents to vary the frequency of the PWM signal to spread energy of switching harmonics over a frequency band and to reduce EMI.

Abstract: An oscillation circuit including a reference voltage generation circuit that adds a proportional-to-absolute-temperature (PTAT) output, which increases in proportion to an absolute temperature, to a complementary-to-absolute-temperature (CTAT) output, which decreases in proportion to an absolute temperature, to generate and output a reference voltage. The oscillation circuit generates an oscillation signal having a desired and fixed frequency.

Abstract: A relaxation oscillator is provided. A first current source provides a first current. A second current source provides a second current. A resistive element is coupled between the first current source and a ground. A capacitive element is coupled between the second current source and the ground. A comparator has a non-inverting input terminal, an inverting input terminal and an output terminal for outputting a compare result. A clock generator provides a clock signal according to the compare result. A switching unit alternately couples the non-inverting input terminal and the inverting input terminal of the comparator to the resistive element and the capacitive element according to the clock signal.

Abstract: There is provided an oscillation frequency regulating circuit including: a measuring section that performs measurement based on an oscillation frequency of an oscillation circuit; a comparator section that compares a measurement value measured by the measuring section against a set comparison value over a set comparison duration; a setting section that sets a comparison value selected from a plurality of comparison values of different magnitudes and that sets in the comparator section the comparison duration according to the magnitude of the selected comparison value; and a regulation section that, based on the comparison result of the comparator section, regulates the oscillation frequency of the oscillation circuit such that the oscillation frequency that is measured by the measuring section becomes a target oscillation frequency.

Abstract: Aspects of the disclosure provide a circuit. The circuit includes a current generator, a capacitor, a comparator, a switch and a clock generator logic. The current generator is configured to generate a current proportional to a comparator threshold voltage by a ratio. The capacitor is configured to be charged by the current to have a capacitor voltage. The comparator is configured to compare the capacitor voltage with the comparator threshold voltage. The switch is configured to discharge the capacitor based on the comparison. The clock generator logic is configured to generate a clock signal based on the comparison, such that a frequency of the clock signal is a function of the ratio and is independent of the current and the comparator threshold voltage.

Abstract: An oscillator circuit with a comparator is provided, wherein the comparator has a supply input. A supply circuit supplies the comparator with a first current during a first section of an oscillator period of the oscillator circuit and with a second current greater than the first current during a second, different section of the oscillator period.

Abstract: An oscillator formed from low cost discrete semiconductors and passive devices creates a linear periodic ramp of constant frequency with ramp slope based on an external voltage signal. Parameters are stable over a wide range of temperatures and variations of transistor parameters that normally degrade in extreme environments. The oscillator period can be phase and frequency synchronized to an external clock source over a wide range of frequencies. The oscillator ramp generator phase can be synchronized on a cycle by cycle basis for incorporation in power converters employing spread spectral EMI reduction techniques, multi-converter systems employing clock interleaving for distribution bus filter optimization, and resonant mode converters employing zero voltage switching techniques. Oscillator ramp rate is independent of frequency and can be synchronized to DC (inhibit) for use in ultra low power burst mode power conversion.

Abstract: A semiconductor device includes: a resistance R whose resistance value varies in response to a substrate temperature variation; a resistance corrector that is coupled in series with the resistance R and switches its resistance value by a preset resistance step width to suppress a resistance value variation of the resistance R; a first voltage generator for generating a first voltage that varies in response to the substrate temperature; a second voltage generator for generating second voltages Vf1 to Vfn?1 for specifying the first voltage at a point when a switching operation of the resistance value of the resistance corrector is performed; and a resistance switch unit for switching the resistance value of the resistance corrector by comparing the first voltage and the second voltages Vf1 to Vfn?1.

Abstract: A technique for calibration of on-chip resistance (R) and capacitance (C) values using an on-board bypass capacitor may include configuring an on-chip switch to selectively couple an on-chip calibration circuit to an on-chip port. The on-chip calibration circuit may include an RC oscillator having an RC time constant (RCTC). The on-board bypass capacitor may be coupled to the on-chip calibration circuit, by using the on-chip port. The on-chip R and C values may be calibrated using the on-chip calibration circuit and the on-board bypass capacitor.

Abstract: A current-feedback operational-amplifier Based Relaxation oscillator provides oscillation based on a current feedback operation amplifier and two external resistors which exhibit a low output impedance terminal. This current-feedback operational-amplifier Based oscillator is used as a component for a capacitive, resistive and capacitive-resistive sensor electronic interfacing circuit.

Abstract: An oscillator circuit including a first capacitor provided with a first terminal; a resistor provided with a reference terminal; a first current generator provided with a connection terminal; a second current generator provided with a second connection terminal. Further, the circuit includes a switching matrix between the first and second generators and resistor and the at least one first capacitor.

Abstract: A fractional-N divider supplies a divided clock signal. An adjusted divided clock signal is generated in a digital-to-time converter circuit having a delay linearly proportional to digital quantization errors of the fractional-N divider. The adjusted divided clock signal is generated based on first and second capacitors charging to a predetermined level. The charging of the first and second capacitors is interleaved in alternate periods of the divided clock. The charging of each capacitor with a current corresponding to respective digital quantization errors is interleaved with charging with a fixed current. A first edge of a first pulse of the adjusted divided clock signal is generated in response to the first capacitor charging to a predetermined voltage and a first edge of a next pulse of the adjusted divided clock signal is generated in response to the second capacitor charging to the predetermined voltage.

Abstract: An oscillator circuit includes a charge current source and first and second muxes. The first mux has a common node, a discharge node, a control node and a charge node coupled to the charge current source. The control node couples the common node to either the discharge or charge nodes. The second mux has a shared node, a reference node, a control node and a ground node coupled to ground. The second mux control node couples the shared node to either the reference or ground nodes. A capacitor is coupled between the common node and the shared node. A comparator has a non-inverting input coupled to the common node, an inverting input coupled to the reference node, and an output coupled to the first and second control nodes. A discharge current sink couples the discharge node to ground and an oscillator output is provided by the comparator.

Abstract: A frequency generator with frequency jitter is disclosed. The frequency generator comprises a capacitor, a comparing unit, a charging and discharging unit, a delay unit, and a charging and discharging switch unit. The comparing unit is coupled to the capacitor and generates a charging and discharging control signal according to a voltage of the capacitor. The charging and discharging unit is coupled to the capacitor. The delay unit is coupled to the comparing unit and receives a delay signal. The delay unit delays the charging and discharging control signal according to the delay signal to generate a charging and discharging delay signal. The charging and discharging switch unit is coupled to the charging and discharging unit and the delay unit, and charges or discharges the capacitor according to the charging and discharging delay signal.

Abstract: A relaxation oscillator for generating an output clock signal includes an RC circuit, a self-biased comparator stage, and a logic circuit. The RC circuit generates first and second comparator input signals that are provided to the self-biased comparator stage. The self-biased comparator stage includes first and second input stages and a voltage reference circuit. Each of the first and second input stages in conjunction with the voltage reference circuit forms a comparator, i.e., first and second comparators corresponding to the first and second input stages, respectively. The self-biased comparator stage generates first and second comparator output signals, based on the first and second comparator input signals. The first and second comparator output signals are provided to the logic circuit that generates the output clock signal.

Abstract: A variable frequency modulator including a compensation network, first and second pulse control networks and a linearity controller. The compensation network is configured to provide a compensation signal indicative of an output load condition. The first pulse control network is configured to initiate pulses on a pulse control signal and to adjust operating frequency based on changes of the compensation signal. The second pulse control network is configured to terminate the pulses on the pulse control signal based on a predetermined timing parameter. The linearity controller is configured to adjust timing of terminating the pulses based on a predetermined steady state operating frequency and an actual operating frequency to maintain modulator gain at a constant level.

Abstract: Disclosed is a method for generating an oscillating signal and an oscillator circuit.