Magnetic Thin Film Patents (Class 365/171)
-
Patent number: 8790798Abstract: A magnetoresistive element (and method of fabricating the magnetoresistive element) that includes a free ferromagnetic layer comprising a first reversible magnetization direction directed substantially perpendicular to a film surface, a pinned ferromagnetic layer comprising a second fixed magnetization direction directed substantially perpendicular to the film surface, and a nonmagnetic insulating tunnel barrier layer disposed between the free ferromagnetic layer and the pinned ferromagnetic layer, wherein the free ferromagnetic layer, the tunnel barrier layer, and the pinned ferromagnetic layer have a coherent body-centered cubic (bcc) structure with a (001) plane oriented, and a bidirectional spin-polarized current passing through the coherent structure in a direction perpendicular to the film surface reverses the magnetization direction of the free ferromagnetic layer.Type: GrantFiled: April 12, 2012Date of Patent: July 29, 2014Inventor: Alexander Mikhailovich Shukh
-
Patent number: 8780665Abstract: A method and system for providing a magnetic junction usable in a magnetic device are described. The magnetic junction includes a pinned layer, a nonmagnetic spacer layer, and a free layer. The nonmagnetic spacer layer is between the pinned layer and the free layer. The free layer has a magnetic anisotropy, at least a portion of which is a biaxial anisotropy. The magnetic junction is configured such that the free layer is switchable between a plurality of stable magnetic states when a write current is passed through the magnetic junction.Type: GrantFiled: January 11, 2013Date of Patent: July 15, 2014Assignees: Samsung Electronics Co., Ltd., The Board of Trustees of the University of Alabama for and on Behalf of the University of AlabamaInventors: Dmytro Apalkov, William H. Butler
-
Patent number: 8780607Abstract: Select devices for memory cell applications and methods of forming the same are described herein. As an example, one or more memory cells comprise a a select device structure including a two terminal select device having a current-voltage (I-V) profile associated therewith, and a non-ohmic device in series with the two terminal select device. The combined two terminal select device and non-ohmic device provide a composite I-V profile of the select device structure that includes a modified characteristic as compared to the I-V profile, and the modified characteristic is based on at least one operating voltage associated with the memory cell.Type: GrantFiled: September 16, 2011Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventors: David H. Wells, D. V. Nirmal Ramaswamy
-
Patent number: 8780619Abstract: An apparatus and method for storing data in a semiconductor memory. In accordance with some embodiments, the semiconductor memory has a continuous storage layer of soft ferromagnetic material having opposing top and bottom surfaces with overall length and width dimensions and an overall thickness dimension between the opposing top and bottom surfaces. A plurality of spaced apart, discrete reference layers are adjacent a selected one of the opposing top or bottom surfaces of the continuous storage layer with each having a fixed magnetic orientation. A plurality of spaced apart, discrete barrier layers are disposed in contacting relation between the discrete reference layers and the continuous storage layer.Type: GrantFiled: July 3, 2013Date of Patent: July 15, 2014Assignee: Seagate Technology LLCInventors: Haiwen Xi, Yuankai Zheng, Xiaobin Wang, Dimitar V. Dimitrov, Pat J. Ryan
-
Patent number: 8780616Abstract: A magnetic memory system includes a superconductor circuit and one or more magnetic memory elements to store data. To write data, a driver circuit in the superconductor circuit generates a magnetic signal for transmission over a superconductor link extending between the superconductor circuit and the magnetic memory element. To read data, a sensing circuit in the superconductor circuit monitors a superconductor link extending from sensing circuit to the magnetic memory element. The magnetic memory element can be a spin-transfer type magnetic memory element.Type: GrantFiled: May 22, 2012Date of Patent: July 15, 2014Assignees: Raytheon BBN Technologies Corp., New York UniversityInventors: Thomas Akira Ohki, Andrew Kent
-
Patent number: 8780617Abstract: A semiconductor memory device includes a cell array having a plurality of memory cells, each memory cell including a resistive element and a cell transistor between a bit line and a source line, and a source line voltage supply unit configured to supply, in a normal mode, a reference source line voltage to the source line, and in a test mode, a first source line voltage to the source line when data in a first state is recorded and a second source line voltage to the source line when data in a second state is recorded, the first source line voltage being lower than the reference source line voltage, and the second source line voltage being higher than the reference source line voltage.Type: GrantFiled: October 17, 2012Date of Patent: July 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-beom Kang, Joon-hyung Lee
-
Patent number: 8773885Abstract: A semiconductor device including: a first memory cell including a non-volatile first variable resistance element that stores data by varying a resistance value and a selection transistor that selects the first variable resistance element; a first memory layer provided with more than one such first memory cell arranged in a plane; a second memory cell including a non-volatile second variable resistance element that stores data by varying a resistance value and a selection diode that selects the second variable resistance element; and a second memory layer provided with more than one such second memory cell arranged in a plane; wherein more than one such second memory layer is stacked over the first memory layer.Type: GrantFiled: September 19, 2012Date of Patent: July 8, 2014Assignee: Spansion LLCInventor: Naoharu Shinozaki
-
Patent number: 8767452Abstract: According to one embodiment, a semiconductor memory device includes a stacked body, a semiconductor pillar, a charge storage layer, a tunneling layer, a dividing trench and a first heating unit. The stacked body includes a plurality of first insulating films stacked alternately with a plurality of electrode films. The semiconductor pillar pierces the stacked body. The charge storage layer is provided between the electrode films and the semiconductor pillar. The tunneling layer is provided between the charge storage layer and the semiconductor pillar. The dividing trench is provided between the semiconductor pillars in one direction orthogonal to a stacking direction of the stacked body to divide the electrode films. The first heating unit is provided in an interior of the dividing trench.Type: GrantFiled: March 13, 2012Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masaru Kito, Tomoko Fujiwara, Hideaki Aochi
-
Patent number: 8767455Abstract: Spin Torque Transfer (STT) memory cell structures and methods are described herein. One or more STT memory cell structures include a tunneling barrier material positioned between a ferromagnetic storage material and a pinned ferromagnetic material in contact with an antiferromagnetic material and a multiferroic material in contact with the ferromagnetic storage material, wherein the antiferromagnetic material, the ferromagnetic storage material, and the pinned ferromagnetic material are located between a first electrode and a second electrode.Type: GrantFiled: January 22, 2013Date of Patent: July 1, 2014Assignee: Micron Technology, Inc.Inventors: Stephen J. Kramer, Gurtej S. Sandhu
-
Patent number: 8767453Abstract: A magnetic device includes a magnetic layer having a variable direction of magnetization, and a first antiferromagnetic layer in contact with the magnetic layer, the first antiferromagnetic layer being able to trap the direction of magnetization of the magnetic layer. The magnetic device also includes a layer made of a ferromagnetic material in contact with the first antiferromagnetic layer through its face opposite to the magnetic layer, the directions of magnetization of the magnetic and ferromagnetic layers being substantially perpendicular. A first layer among the magnetic and ferromagnetic layers has a magnetization, the direction of which is oriented in the plane of the first layer whereas the second of the two layers among the magnetic and ferromagnetic layers has a magnetization, the direction of which is oriented outside of the plane of the second layer.Type: GrantFiled: June 6, 2012Date of Patent: July 1, 2014Assignee: Commissariat a l'energie atomique et aux energies alternativesInventors: Bernard Dieny, Jérôme Moritz
-
Patent number: 8767448Abstract: A magnetoresistive random access memory (MRAM) apparatus includes a first conductive line and a second conductive line. A magnetic tunnel junction is in electrical communication with the first conductive line and the second conductive line. The magnetic tunnel junction includes at least one programmable magnetic layer. The MRAM apparatus also includes an insulating layer radially surrounding the magnetic tunnel junction, and the insulating layer has a cavity adjacent to the magnetic tunnel junction.Type: GrantFiled: November 5, 2012Date of Patent: July 1, 2014Assignee: International Business Machines CorporationInventor: Anthony J. Annunziata
-
Patent number: 8765490Abstract: The present disclosure describes a semiconductor MRAM device and a manufacturing method. The device reduces magnetic field induction “interference” (disturbance) phenomenon between adjacent magnetic tunnel junctions when data is written and read. This semiconductor MRAM device comprises a magnetic tunnel junction unit and a magnetic shielding material layer covering the sidewalls of the magnetic tunnel junction unit. The method for manufacturing a semiconductor device comprises: forming a magnetic tunnel junction unit, depositing an isolation dielectric layer to cover the top and the sidewall of the magnetic tunnel junction unit, and depositing a magnetic shielding material layer on the isolation dielectric layer.Type: GrantFiled: October 17, 2012Date of Patent: July 1, 2014Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Gavin Zeng
-
Patent number: 8766733Abstract: A radiofrequency oscillator comprises: a free layer (4), a current injector (6) for injecting spin-polarized current into the free layer, this injector having a spin-polarized current injection face (16) directly in contact with the free layer, a magnetoresistive contact (8) having a measurement face (26) directly in contact with the free layer, in order to form, in combination with the free layer, a tunnel junction for measuring the precession of the magnetization of the free layer, a conducting pad (30) directly in contact with the free layer in order to make an electrical current flow through the injector without passing through the magnetoresistive contact. At least part of the measurement face (26) and part of the injection face (16) are placed facing each other on each side of the free layer (4).Type: GrantFiled: December 20, 2010Date of Patent: July 1, 2014Assignees: Commissariat a l'energie atomique et aux energies alternatives, Centre National de la Recherche ScientifiqueInventors: Marie Claire Cyrille, Bertrand Delaet, Ursula Ebels, Dimitri Houssameddine
-
Patent number: 8767456Abstract: An apparatus and associated method for a multi-bit memory capable of being selected with a magnetic layer. Various embodiments of the present invention are generally directed to a first selection layer with a low coercivity that is disposed between first and second storage layers that each have a high coercivity. In response to magnetic saturation of the first selection layer, programming of a logical state to the second storage layer is allowed.Type: GrantFiled: May 16, 2012Date of Patent: July 1, 2014Assignee: Seagate Technology LLCInventors: Nurul Amin, Johannes Van Ek
-
Patent number: 8766383Abstract: A method and system provide a magnetic junction usable in a magnetic device. The magnetic junction includes a pinned layer, a nonmagnetic spacer layer, and a free layer. The nonmagnetic spacer layer is between the pinned layer and the free layer. The magnetic junction is configured such that the free layer is switchable between a plurality of stable magnetic states when a write current is passed through the magnetic junction. At least one of the free layer and the pinned layer include at least one half-metal.Type: GrantFiled: June 14, 2012Date of Patent: July 1, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Dmytro Apalkov, Xueti Tang, Mohamad Towfik Krounbi, Vladimir Nikitin, Alexey Vasilyevitch Khvalkovskiy
-
Patent number: 8767454Abstract: A magnetic cell structure including a nonmagnetic filament contact, and methods of fabricating the structure are provided. The magnetic cell structure includes a free layer, a pinned layer, an insulative layer between the free and pinned layers, and a nonmagnetic filament contact in the insulative layer which electrically connects the free and pinned layers. The nonmagnetic filament contact is formed from a nonmagnetic source layer, also between the free and pinned layers. The filament contact directs a programming current through the magnetic cell structure such that the cross sectional area of the programming current in the free layer is less than the cross section of the structure. The decrease in the cross sectional area of the programming current in the free layer enables a lower programming current to reach a critical switching current density in the free layer and switch the magnetization of the free layer, programming the magnetic cell.Type: GrantFiled: November 9, 2012Date of Patent: July 1, 2014Assignee: Micron Technology, Inc.Inventors: Jun Liu, Gurtej Sandhu
-
Patent number: 8758909Abstract: A magnetoresistive element that includes a free ferromagnetic layer comprising a reversible magnetization directed substantially perpendicular to a film surface, a pinned ferromagnetic layer comprising a fixed magnetization directed substantially perpendicular to the film surface, and a tunnel barrier layer disposed between the free and pinned ferromagnetic layers, wherein the free and pinned layers contain at least one element selected from the group consisting of Fe, Co, and Ni, at least one element selected from the group consisting of V, Cr, and Mo, and at least one element selected from the group consisting of B, P, C, and Si, and wherein the free layer, the tunnel barrier layer, and the pinned layer have a coherent body-centered cubic structure with a (001) plane oriented, and a bidirectional spin-polarized current passing through the coherent structure in a direction perpendicular to the film surface reverses a magnetization direction of the free layer.Type: GrantFiled: April 20, 2012Date of Patent: June 24, 2014Inventor: Alexander Mikhailovich Shukh
-
Patent number: 8760915Abstract: A high speed, low power method to control and switch the magnetization direction and/or helicity of a magnetic region in a magnetic device for memory cells using spin polarized electrical current. The magnetic device comprises a reference magnetic layer with a fixed magnetic helicity and/or magnetization direction and a free magnetic layer with a changeable magnetic helicity and/or magnetization direction. The fixed magnetic layer and the free magnetic layer are preferably separated by a non-magnetic layer. The fixed and free magnetic layers may have magnetization directions at a substantially non-zero angle relative to the layer normal. A current can be applied to the device to induce a torque that alters the magnetic state of the device so that it can act as a magnetic memory for writing information. The resistance, which depends on the magnetic state of the device, is measured to read out the information stored in the device.Type: GrantFiled: December 19, 2012Date of Patent: June 24, 2014Assignee: New York UniversityInventors: Andrew Kent, Daniel L. Stein, Jean-Marc Beaujour
-
Patent number: 8760916Abstract: At least one junction diode fabricated in standard CMOS logic processes can be used as program selectors for memory cells that can be programmed based on direction of current flow. These cells are MRAM, RRAM, CBRAM, or other memory cells that have a programmable resistive element coupled to a P terminal of a first diode and to an N terminal of a second diode. The diodes can be constructed by P+ and N+ active regions on an N well as the P and N terminals of the diodes. The memory cells can be used to construct a two-dimensional memory array with the N terminals of the first diodes and the P terminals of the second diodes in a row connected as wordline(s) and the resistive elements in a column connected as a bitline. By applying a high voltage to a selected bitline and a low voltage to a selected wordline to turn on the first diode while disabling the second diode, a selected cell can be programmed into one state.Type: GrantFiled: February 14, 2011Date of Patent: June 24, 2014Inventor: Shine C. Chung
-
Patent number: 8760913Abstract: A magnetic detecting element includes a laminated structure where a fixed magnetic layer and a free magnetic layer are laminated through a non-magnetic material layer, wherein the fixed magnetic layer is a self-pinned type where a first magnetic layer and a second magnetic layer are laminated through a non-magnetic intermediate layer and the first magnetic layer and the second magnetic layer are antiparallelly magnetization-fixed, and the second magnetic layer is in contact with the non-magnetic material layer. The first magnetic layer is formed using FeCo serving as a material having a higher coercive force than the second magnetic layer. The film thickness of the first magnetic layer falls within a range greater than or equal to 10 ? and less than or equal to 17 ?, and is thinner than the film thickness of the second magnetic layer. The non-magnetic intermediate layer is formed using Rh.Type: GrantFiled: December 7, 2012Date of Patent: June 24, 2014Assignee: Alps Electric Co., Ltd.Inventors: Fumihito Koike, Kota Asatsuma
-
Patent number: 8760914Abstract: A sensing circuit includes a sense amplifier circuit having a first and second nodes through which a magnetic memory element is sensed. A first current source is coupled to the first node a second current source is coupled to the second node. A reference magnetic memory element has a resistance associated therewith and is coupled to the first node, the reference magnetic memory element receives current from the first current source. At least one memory element, having a resistance associated therewith, is coupled to the second node and receives current from the second current source. Current from the first current source and current from the second current source are substantially the same. The logic state of the at least one memory element is sensed by a comparison of the resistance of the at least one memory element to the resistance of the reference magnetic memory element.Type: GrantFiled: December 19, 2012Date of Patent: June 24, 2014Assignee: Avalanche Technology, Inc.Inventor: Parviz Keshtbod
-
Patent number: 8754491Abstract: An apparatus is provided for bidirectional writing. A stack includes a reference layer on a tunnel barrier, the tunnel barrier on a free layer, and the free layer on a metal spacer. The apparatus includes an insulating magnet. A Peltier material is thermally coupled to the insulating magnet and the stack. When the Peltier/insulating magnet interface is cooled, the insulating magnet is configured to transfer a spin torque to rotate a magnetization of the free layer in a first direction. When the Peltier/insulating magnet interface is heated, the insulating magnet is configured to transfer the spin torque to rotate the magnetization of the free layer in a second direction.Type: GrantFiled: May 3, 2011Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: David W. Abraham, Niladri N. Mojumder
-
Patent number: 8755220Abstract: In one embodiment, the invention is a hybrid superconducting-magnetic memory cell and array. One embodiment of a memory cell includes a magnetoresistive element and at least one superconducting element wired in parallel with the magnetoresistive element. In a further embodiment, memory cells of the disclosed configuration are arranged to form a memory array.Type: GrantFiled: July 16, 2013Date of Patent: June 17, 2014Assignee: International Business Machines CorporationInventors: John F. Bulzacchelli, William J. Gallagher, Mark B. Ketchen
-
Patent number: 8755221Abstract: A magnetic memory system includes a magnetic random access memory (MRAM) including a plurality of magnetic memory banks and operative to store data during a write operation initiated by a write command. The magnetic memory system further includes a first-in-first-out (FIFO) interface device coupled to the MRAM and including a plurality of FIFOs Each of the magnetic memory banks is coupled to a respective one of the plurality of FIFOs, the FIFO being operative to queue write commands on a per magnetic memory bank basis and further operative to issue the queued write commands at a time when the MRAM is not in use, wherein concurrent write operations are performed to at least two of the plurality of magnetic memory banks.Type: GrantFiled: July 20, 2011Date of Patent: June 17, 2014Assignee: Avalanche Technology, Inc.Inventors: Petro Estakhri, Ebrahim Abedifard, Frederick Jaffin, Siamack Nemazie
-
Patent number: 8755222Abstract: Orthogonal spin-transfer magnetic random access memory (OST-MRAM) uses a spin-polarizing layer magnetized perpendicularly to the free layer to achieve large spin-transfer torques and ultra-fast energy efficient switching. OST-MRAM devices that incorporate a perpendicularly magnetized spin-polarizing layer and a magnetic tunnel junction, which consists of an in-plane magnetized free layer and synthetic antiferromagnetic reference layer, exhibit improved performance over prior art devices. The switching is bipolar, occurring for positive and negative polarity pulses, consistent with a precessional reversal mechanism, and requires an energy less than 450 fJ and may be reliably observed at room temperature with 0.7 V amplitude pulses of 500 ps duration.Type: GrantFiled: November 16, 2011Date of Patent: June 17, 2014Assignee: New York UniversityInventors: Andrew Kent, Daniel Bedau, Huanlong Liu
-
Patent number: 8750036Abstract: A memory unit includes a magnetic tunnel junction data cell electrically coupled to a bit line and a word line. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a unipolar voltage across the magnetic tunnel junction data cell. A diode is electrically coupled between the magnetic tunnel junction data cell and the word line or bit line. A voltage source provides the unipolar voltage across the magnetic tunnel junction data cell that writes the high resistance state and the low resistance state.Type: GrantFiled: September 4, 2013Date of Patent: June 10, 2014Assignee: Seagate Technology, LLCInventors: Xiaohua Lou, Haiwen Xi
-
Patent number: 8750030Abstract: According to one embodiment, a magnetoresistive element includes an electrode layer, a first magnetic layer, a second magnetic layer and a nonmagnetic layer. The electrode layer includes a metal layer including at least one of Mo, Nb, and W. The first magnetic layer is disposed on the metal layer to be in contact with the metal layer and has a magnetization easy axis in a direction perpendicular to a film plane and is variable in magnetization direction. The second magnetic layer is disposed on the first magnetic layer and has a magnetization easy axis in the direction perpendicular to the film plane and is invariable in magnetization direction. The nonmagnetic layer is provided between the first and second magnetic layers. The magnetization direction of the first magnetic layer is varied by a current that runs through the first magnetic layer, the nonmagnetic layer, and the second magnetic layer.Type: GrantFiled: September 19, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Koji Ueda, Tadashi Kai, Toshihiko Nagase, Katsuya Nishiyama, Eiji Kitagawa, Tadaomi Daibou, Makoto Nagamine, Hiroaki Yoda
-
Patent number: 8750029Abstract: According to one embodiment, a magnetoresistive effect element includes a recording layer including ferromagnetic material with perpendicular magnetic anisotropy to a film surface and a variable orientation of magnetization, a reference layer including ferromagnetic material with perpendicular magnetic anisotropy to a film surface and an invariable orientation of magnetization, a nonmagnetic layer between the recording layer and the reference layer, a first underlayer on a side of the recoding layer opposite to a side on which the nonmagnetic layer is provided, and a second underlayer between the recording layer and the first underlayer. The second underlayer is a Pd film including a concentration of 3×1015 atms/cm2.Type: GrantFiled: September 15, 2011Date of Patent: June 10, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kitagawa, Tadaomi Daibou, Tadashi Kai, Toshihiko Nagase, Katsuya Nishiyama, Koji Ueda, Hiroaki Yoda
-
Patent number: 8750012Abstract: Racetrack memory units and methods for writing include a racetrack memory medium; a heat source/sink configured to change temperature according to an applied current; and a magnon source material in contact with the racetrack memory medium and the heat source/sink, such that a temperature of the heat source/sink causes a magnon flow in the magnon source material that injects a domain wall in the racetrack memory medium.Type: GrantFiled: January 4, 2013Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: David W. Abraham, Anthony J. Annunziata
-
Patent number: 8750013Abstract: Methods for writing include applying a current pulse to a racetrack memory medium to position a domain in proximity to a thermally triggered magnon source in contact with the racetrack memory medium; activating a heat source/sink in contact with the magnon source to create a thermal gradient in the magnon source, generating a magnon flow in the magnon source; and changing a magnetization in the racetrack memory medium by spin torque transfer from the magnon flow.Type: GrantFiled: August 16, 2013Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventors: David W. Abraham, Anthony J. Annunziata
-
Patent number: 8750033Abstract: A mechanism is provided for reading a cross point cell array. Voltage biasing is applied to the cross point cell array to determine a state of a target cell on a selected bit line. A negative magnetic field is generated for a selected write bit line corresponding to the target cell. A first current is measured through a selected word line responsive to the negative magnetic field. A positive magnetic field is generated for the selected write bit line corresponding to the target cell. A second current is measured through the selected word line responsive to the positive magnetic field. The state of the target cell is determined based on the first current relative to the second current.Type: GrantFiled: November 30, 2012Date of Patent: June 10, 2014Assignee: International Business Machines CorporationInventor: Daniel Worledge
-
Patent number: 8750035Abstract: There is disclosed a memory element including a memory layer that maintains information through the magnetization state of a magnetic material, a magnetization-fixed layer with a magnetization that is a reference of information stored in the memory layer, and an intermediate layer that is formed of a non-magnetic material and is provided between the memory layer and the magnetization-fixed layer. The storing of the information is performed by inverting the magnetization of the memory layer by using a spin torque magnetization inversion occurring according to a current flowing in the lamination direction of a layered structure having the memory layer, the intermediate layer, and the magnetization-fixed layer, the memory layer includes an alloy region containing at least one of Fe and Co, and a magnitude of an effective diamagnetic field which the memory layer receives during magnetization inversion thereof is smaller than the saturated magnetization amount of the memory layer.Type: GrantFiled: August 25, 2011Date of Patent: June 10, 2014Assignee: Sony CorporationInventors: Kazuhiro Bessho, Masanori Hosomi, Hiroyuki Ohmori, Yutaka Higo, Kazutaka Yamane, Hiroyuki Uchida
-
Patent number: 8750028Abstract: A magnetic memory element and a method of driving such an element are disclosed. The magnetic memory element has a magnetic tunnel junction portion with a spin-valve structure having a perpendicular magnetization free layer formed of a perpendicular magnetization film, a perpendicular magnetization pinned layer formed of a perpendicular magnetization film, and a nonmagnetic layer sandwiched between the perpendicular magnetization free layer and the perpendicular magnetization pinned layer, and records information by application of an electric pulse to the magnetic tunnel junction portion. An in-plane magnetization film, interposed in the path of the electric pulse, is disposed in the magnetic tunnel junction portion. The in-plane magnetization film is configured so as to exhibit antiferromagnetic (low-temperature)-ferromagnetic (high-temperature) phase transitions depending on temperature changes based on application of the electric pulse to the magnetic tunnel junction portion.Type: GrantFiled: May 14, 2010Date of Patent: June 10, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Yasushi Ogimoto
-
Publication number: 20140153327Abstract: A spin transport channel includes a dielectric layer contacting a conductive layer. The dielectric layer includes at least one of a tantalum oxide, hafnium oxide, titanium oxide, and nickel oxide. An intermediate spin layer contacts the dielectric layer. The intermediate spin layer includes at least one of copper and silver. The conductive layer is more electrochemically inert than the intermediate spin layer. A polarizer layer contacts the intermediate spin layer. The polarizer layer includes one of a nickel-iron based material, iron, and cobalt based material. The conductive layer and intermediate layer are disposed on opposite sides of the dielectric layer. The dielectric layer and the polarizer layer are disposed on opposite sides of the intermediate spin layer. The intermediate spin layer is arranged to form a conducting path through the dielectric layer configured to transport a plurality of electrons. Each of the plurality of electrons maintains a polarized electron spin.Type: ApplicationFiled: November 30, 2012Publication date: June 5, 2014Applicant: The National Institute of Standards and Technology Government of the United States of America, as ReInventor: The National Institute of Standards and Technology, Government of the United States of America, as R
-
Patent number: 8743601Abstract: In accordance with an embodiment, a non volatile semiconductor memory device includes a substrate, a first electrode, a functional film, and a second electrode. The first electrode is provided on the substrate. The functional film is located on the first electrode and serves as a storage medium. The second electrode is provided on the functional film or in the functional film, and has a convex curved upper surface.Type: GrantFiled: February 29, 2012Date of Patent: June 3, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Kyoichi Suguro
-
Patent number: 8743594Abstract: There is disclosed a memory element including a memory layer that has a magnetization perpendicular to a film face and a magnetization direction thereof varies corresponding to information; a magnetization-fixed layer that has a magnetization that is perpendicular to the film face; and an insulating layer that is provided between the memory layer and the magnetization-fixed layer, wherein an electron that is spin-polarized is injected in a lamination direction of a layered structure, and thereby the magnetization direction of the memory layer varies and a recording of information is performed with respect to the memory layer, a magnitude of an effective diamagnetic field which the memory layer receives is smaller than a saturated magnetization amount of the memory layer, and a Ta film is formed in such a manner that comes into contact with a face, which is opposite to the insulating layer side, of the magnetization-fixed layer.Type: GrantFiled: September 7, 2011Date of Patent: June 3, 2014Assignee: Sony CorporationInventors: Hiroyuki Uchida, Masanori Hosomi, Hiroyuki Ohmori, Kazuhiro Bessho, Yutaka Higo, Kazutaka Yamane
-
Patent number: 8743584Abstract: A shift register memory according to the present embodiment includes a magnetic pillar including a plurality of magnetic layers and a plurality of nonmagnetic layers provided between the magnetic layers adjacent to each other. A stress application part applies a stress to the magnetic pillar. A magnetic-field application part applies a static magnetic field to the magnetic pillar. The stress application part applies the stress to the magnetic pillar in order to transfer magnetization states of the magnetic layers in a stacking direction of the magnetic layers.Type: GrantFiled: August 30, 2012Date of Patent: June 3, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Hideaki Aochi
-
Patent number: 8743596Abstract: A method of forming a magnetoresistive random access memory (MRAM) apparatus includes forming a first conductive line on a first insulating layer, forming a second insulating layer on the first conductive line and forming a magnetic tunnel junction through the second insulating layer to contact the first conductive line. The method also includes forming a cavity adjacent to the magnetic tunnel junction in the second insulating layer and forming a second conductive line on the second insulating layer to contact the magnetic tunnel junction.Type: GrantFiled: November 29, 2012Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventor: Anthony J. Annunziata
-
Patent number: 8741664Abstract: A method of fabricating a self-aligning magnetic tunnel junction the method includes patterning a lithographic strip on a second magnetic material deposited on a first magnetic material that is disposed on a substrate, forming a top magnetic strip by etching an exposed portion of the second magnetic material, patterning a nanowire and a magnetic reference layer island over the substrate and forming the nanowire and the magnetic reference layer island by etching an exposed portion of the first magnetic layer and an exposed portion of the top magnetic strip, wherein an interface between the magnetic nanowire and the magnetic reference layer island is an magnetic tunnel junction aligned with a width of the nanowire.Type: GrantFiled: July 23, 2012Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: Anthony J. Annunziata, Michael C. Gaidis
-
Patent number: 8742518Abstract: A magnetic tunnel junction device includes a reference magnetic layer and a magnetic free layer including first and second magnetic elements that are magnetically exchange coupled. The magnetic exchange coupling between the first and second magnetic elements is configured to achieve a switching current distribution less than about 200% and a long term thermal stability criterion of greater than about 60 kBT.Type: GrantFiled: March 31, 2011Date of Patent: June 3, 2014Assignee: Seagate Technology LLCInventors: Xiaobin Wang, Kaizhong Gao
-
Patent number: 8742519Abstract: Disclosed herein is a magnetic storage element including: a reference layer configured to have a magnetization direction fixed to a predetermined direction; a recording layer configured to have a magnetization direction that changes due to spin injection in a direction corresponding to recording information; an intermediate layer configured to separate the recording layer from the reference layer; and a heat generator configured to heat the recording layer. A material of the recording layer is such a magnetic material that magnetization at 150° C. is at least 50% of magnetization at a room temperature and magnetization at a temperature in a range from 150° C. to 200° C. is in a range from 10% to 80% of magnetization at a room temperature.Type: GrantFiled: June 1, 2011Date of Patent: June 3, 2014Assignee: Sony CorporationInventors: Kazutaka Yamane, Masanori Hosomi, Hiroyuki Ohmori, Kazuhiro Bessho, Yutaka Higo, Hiroyuki Uchida
-
Publication number: 20140146603Abstract: A nonvolatile memory device includes a memory cell array comprising memory cells connected to bit lines and word lines; a word line decoder configured to apply word line voltages to the word lines; a bit line selector configured to select at least one bit line of the bit lines; a control logic configured to control the word line decoder and the bit line selector so that write data is programmed in the memory cell array; and a sudden power off (SPO) detection circuit, wherein the SPO detection circuit comprises: a sensing cell; a first driver configured to provide a first voltage to the sensing cell; and a second driver configured to provide a second voltage to the sensing cell, wherein a program state of the sensing cell becomes different depending on an order or a time difference between the first driver and the second driver being powered off.Type: ApplicationFiled: September 26, 2013Publication date: May 29, 2014Inventors: Yong Shik SHIN, Yunseok YANG, Oh-Seong KWON
-
Patent number: 8736004Abstract: Reading margin is improved in a MTJ designed for MRAM applications by employing a pinned layer with an AP2/Ru/AP1 configuration wherein the AP1 layer is a CoFeB/CoFe composite and by forming a MgO tunnel barrier adjacent to the CoFe AP1 layer by a sequence that involves depositing and oxidizing a first Mg layer with a radical oxidation (ROX) process, depositing and oxidizing a second Mg layer with a ROX method, and depositing a third Mg layer on the oxidized second Mg layer. The third Mg layer becomes oxidized during a subsequent anneal. MTJ performance may be further improved by selecting a composite free layer having a Fe/NiFeHf or CoFe/Fe/NiFeHf configuration where the NiFeHf layer adjoins a capping layer in a bottom spin valve configuration. As a result, read margin is optimized simultaneously with improved MR ratio, a reduction in bit line switching current, and a lower number of shorted bits.Type: GrantFiled: July 15, 2013Date of Patent: May 27, 2014Assignee: Headway Technologies, Inc.Inventors: Wei Cao, Witold Kula, Chyu-Jiuh Torng
-
Patent number: 8737151Abstract: A low read current architecture for memory. Bit lines of a cross point memory array are allowed to be charged by a selected word line until a minimum voltage differential between a memory state and a reference level is assured.Type: GrantFiled: October 4, 2011Date of Patent: May 27, 2014Assignee: Unity Semiconductor CorporationInventors: Bruce Bateman, Darrell Rinerson, Christophe Chevallier, Chang Hua Siau
-
Patent number: 8737119Abstract: A magnetic memory cell 1 is provided with a magnetic recording layer 10 which is a ferromagnetic layer and a pinned layer 30 connected with the magnetic recording layer 10 through a non-magnetic layer 20. The magnetic recording layer 10 has a magnetization inversion region 13, a first magnetization fixed region 11 and a second magnetization fixed region 12. The magnetization inversion region 13 has a magnetization whose orientation is invertible and overlaps the pinned layer 30. The first magnetization fixed region 11 is connected with a first boundary B1 in the magnetization inversion region 13 and a magnetization orientation is fixed on a first direction. The second magnetization fixed region 12 is connected with a second boundary B2 in magnetization inversion region 13 and a magnetization orientation is fixed on a second direction. The first direction and the second direction are opposite to each other.Type: GrantFiled: March 29, 2012Date of Patent: May 27, 2014Assignee: NEC CorporationInventors: Takeshi Honda, Noboru Sakimura, Tadahiko Sugibayashi, Hideaki Numata, Norikazu Ohshima
-
Patent number: 8730719Abstract: In one embodiment of the invention, there is provided a magnetic random access (MRAM) device. The device comprises a plurality of MRAM cells, wherein each MRAM cell comprises a magnetic bit, and write conductors defined by conductors patterned in a second metal layer above the magnetic bit; and a gate formed below the magnetic bit between a source and a drain; and addressing circuits to address the MRAM cells.Type: GrantFiled: December 5, 2011Date of Patent: May 20, 2014Assignee: III Holdings 1, LLCInventor: Krishnakumar Mani
-
Patent number: 8730714Abstract: A magneto-resistance memory device includes a first pinned layer having a first magnetic polarity regardless of current applied to the first pinned layer, a first tunnel insulating layer arranged on the first pinned layer, a first free layer arranged on the first tunnel insulating layer and having a magnetic polarity that changes in response to current of a first amount, a second pinned layer coupled to the first free layer and having the first magnetic polarity regardless of current applied to the first pinned layer, a second tunnel insulating layer arranged on the second pinned layer, a second free layer arranged on the second tunnel insulating layer and having a magnetic polarity that changes in response to current of a second amount, wherein the second amount is smaller than the first amount, and a connection layer.Type: GrantFiled: December 23, 2011Date of Patent: May 20, 2014Assignee: Hynix Semiconductor Inc.Inventor: Seung Hyun Lee
-
Patent number: 8730708Abstract: The present disclosure includes apparatuses and methods for performing forming processes on resistive memory. A number of embodiments include applying a formation signal to the storage element of a resistive memory cell, wherein the formation signal includes a first portion having a first polarity and a first amplitude, a second portion having a second polarity and a second amplitude, wherein the second polarity is opposite the first polarity and the second amplitude is smaller than the first amplitude, and a third portion having the first polarity and a third amplitude that is smaller than the first amplitude.Type: GrantFiled: November 1, 2011Date of Patent: May 20, 2014Assignee: Micron Technology, Inc.Inventor: Xiaonan Chen
-
Patent number: 8730716Abstract: A magnetic random access memory (MRAM) cell includes an embedded MRAM and an access transistor. The embedded MRAM is formed on a number of metal-interposed-in-interlayer dielectric (ILD) layers, which each include metal dispersed there through and are formed on top of the access transistor. A magneto tunnel junction (MTJ) is formed on top of a metal formed in the ILD layers that is in close proximity to a bit line. An MTJ mask is used to pattern the MTJ and is etched to expose the MTJ. Ultimately, metal is formed on top of the bit line and extended to contact the MTJ.Type: GrantFiled: June 28, 2013Date of Patent: May 20, 2014Assignee: Avalanche Technology, Inc.Inventors: Parviz Keshtbod, Ebrahim Abedifard
-
Patent number: 8724378Abstract: A spin-torque transfer memory random access memory (STTMRAM) cell is disclosed comprising a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.Type: GrantFiled: July 11, 2012Date of Patent: May 13, 2014Assignee: Avalanche Technology, Inc.Inventor: Ebrahim Abedifard