Global Word Or Bit Lines Patents (Class 365/185.13)
-
Patent number: 7626883Abstract: During a stand-by state in which power supply is cut off, a high-voltage power supply control circuit isolates a global negative voltage line transmitting a negative voltage and a local negative voltage line provided corresponding to each respective sub array block from each other and isolates a global ground line and a local ground line transmitting a ground voltage from each other. These local ground line and local negative voltage line are charged to a high voltage level through a high voltage line before cut-off from the corresponding power supply. A leakage current path from a word line to the negative voltage line or the ground line is cut off, so that the word line in a non-selected state can reliably be maintained at a non-selection voltage. Thus, in a low power consumption stand-by mode, data stored in a memory cell can be held in a stable manner.Type: GrantFiled: May 5, 2008Date of Patent: December 1, 2009Assignee: Renesas Technology Corp.Inventors: Hiroki Shimano, Kazutami Arimoto
-
Patent number: 7626862Abstract: A semiconductor memory device comprises a memory cell array having a hierarchical word line structure including main word lines and sub-word lines; a main word driver for driving a non-selected main word line to high and for driving and activating a selected main word line to low; and a sub-word driver having a PMOS transistor whose gate is connected to the main word line for selectively activating the sub-word line corresponding to the selected main word line. The memory cell array is divided into a plurality of areas which is controlled such that a high level of each main word line is set to a first boost voltage in a predetermined area including the selected main word line, and a high level of each main word line is set to a second boost voltage lower than the first boost voltage in the other area.Type: GrantFiled: November 26, 2007Date of Patent: December 1, 2009Assignee: Elpida Memory, Inc.Inventor: Yasushi Matsubara
-
Publication number: 20090290420Abstract: A program method of nonvolatile memory devices, which can solve an under program problem by preventing a drop of a verify voltage in the program, and verify operations. According to an aspect of the method, a program operation is performed on a selected memory cell block. Electric charges charged to a channel of memory cell strings included in unselected memory cell blocks are discharged. A verify operation is performed on the selected memory cell block.Type: ApplicationFiled: January 29, 2009Publication date: November 26, 2009Applicant: HYNIX SEMICONDUCTOR, INC.Inventor: Seong Je PARK
-
Patent number: 7623373Abstract: The delay arising from wordline capacitance in multi-level memories may be reduced by adding switched transistors along the wordline path. Also, the wordline may be pre-charged to a high level and then the first wordline voltage level for reading may be a center level. The switched transistors may be p-devices whose n-wells are biased by a stable DC voltage. Nodes along the wordline may float when not accessed. Finally, a distributed voltage generator may be used.Type: GrantFiled: December 14, 2006Date of Patent: November 24, 2009Assignee: Intel CorporationInventor: Gerald Barkley
-
Patent number: 7623381Abstract: A non-volatile memory device includes planes, a control logic circuit, a high voltage generator, and a X-decoder. The planes have a plurality of memory cell blocks, respectively. The control logic circuit outputs a row address, which allows a block address to select the same memory cell blocks from different planes at substantially the same time according to an external address signal including the block address and an erase mode bit signal, and an erase instruction signal. The high voltage generator generates erase voltages for an erase operation according to the erase instruction signal. The X-decoder applies the erase voltages to memory cell blocks selected by the row address.Type: GrantFiled: December 28, 2006Date of Patent: November 24, 2009Inventor: Seong Hun Park
-
Publication number: 20090285026Abstract: A program and verify method of a nonvolatile memory device, which can minimize the time taken for program and verify operations. The program and verify method includes precharging an output terminal of a block selector to a second level, making the output terminal of the block selector float, and, in the state where the output terminal floats, sequentially applying a program voltage and a verify voltage through a global word line.Type: ApplicationFiled: February 17, 2009Publication date: November 19, 2009Applicant: HYNIX SEMICONDUCTOR, INC.Inventor: Young Su KANG
-
Patent number: 7619923Abstract: A circuit for reducing current leakage in hierarchical bit-line architectures includes a sense amplifier having transistors, the sense amplifier coupled to bit-lines of cells in a memory array, the sense amplifier configured for detecting stored data from one of the cells; an output latch having transistors, the output latch selectively coupled to a global bit-line of the sense amplifier having a logical state, the output latch configured for selectively reading out stored data from one of the cells through the global bit-line; and a transmission gating device coupled between the sense amplifier and the output latch for selectively coupling the sense amplifier to the output latch correspondingly eliminating a first leakage path and forming a second leakage path, the first leakage path being between the sense amplifier and the output latch, the second leakage path formed within the sense amplifier.Type: GrantFiled: December 5, 2007Date of Patent: November 17, 2009Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Rahul K. Nadkarni
-
Patent number: 7616487Abstract: A decoder for a non-volatile semiconductor memory device includes a level shifter configured to generate a negative first voltage at an output thereof responsive to a first state of a global word line and to generate a second voltage more positive than the first voltage responsive to a second state of the global word line. The decoder further includes a local word line driver having an input coupled to the output of the level shifter and configured to apply a voltage on a partial word line to a local word line when the output of the level shifter is at the first voltage and to apply the first voltage to the local word line when the output of the level shifter is at the second voltage.Type: GrantFiled: November 1, 2007Date of Patent: November 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-Ho Cho
-
Patent number: 7605434Abstract: A semiconductor memory device of this invention includes a first bank, a second bank, and a bank decoder that selects a bank to be activated from the first and second banks. When testing operations of first memory cells and second memory cells, the bank decoder simultaneously selects the first and second banks, and first and second write load circuits simultaneously write data in memory cells in first and second blocks, respectively.Type: GrantFiled: April 24, 2007Date of Patent: October 20, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Tomohito Kawano
-
Publication number: 20090257277Abstract: For realizing low power and high speed flash memory, reduced swing amplifiers are used for reading, such that a first reduced swing amplifier serves as a local sense amp for reading a memory cell through a short local bit line, a second reduced swing amplifier serves as a segment sense amp for reading the local sense amp, and a third reduced swing amplifier serves as a global sense amp for reading the segment sense amp through a global bit line. When reading data, a voltage difference in the local bit line is converted to a time difference by the sense amps for differentiating low data and high data, which realizes low power consumption with the reduced swing amplifiers. And, short local bit line is quickly discharged when reading, which realizes fast operation. Additionally, alternative circuits and memory cell structures for implementing the memory are described.Type: ApplicationFiled: June 20, 2009Publication date: October 15, 2009Inventor: Juhan Kim
-
Patent number: 7599227Abstract: Methods for minimizing current consumption in a memory array during programming of non-volatile memory cells, such as NROM cells, in the array include: programming a cell without having a direct current flowing from a positive supply to ground through the array, programming a plurality of cells with programming pulses without discharging a global bit line carrying a programming voltage between programming pulses, and programming a cell with transient currents.Type: GrantFiled: April 14, 2008Date of Patent: October 6, 2009Assignee: Saifun Semiconductors Ltd.Inventor: Eduardo Maayan
-
Publication number: 20090238000Abstract: Disclosed are methods, systems and devices, including a device having a digit line and a plurality of transistors each having one terminal connected to the digit line and another terminal disposed on alternating sides of the digit line. In some embodiments, each transistor among the plurality of transistors comprises a fin.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Werner Juengling
-
Patent number: 7593264Abstract: Embodiments of addressing the programming disturb effect are shown. A medium voltage having a magnitude between the programming voltage and ground is applied to a metal bit line among the cells that are subject to the program disturb effect.Type: GrantFiled: September 14, 2006Date of Patent: September 22, 2009Assignee: Macronix International Co., Ltd.Inventors: Yi Te Shih, Jer-Hao Hsu, Yi-Ti Wang, Hsueh-Yi Lee
-
Publication number: 20090231919Abstract: A semiconductor memory device and an erase method in the same are disclosed. The semiconductor memory device includes a memory cell array configured to have a cell string in which memory cells are coupled, a block switch configured to switch a global word line and a word line of the memory cell array, a block decoder configured to control the block switch, and a recycle switch configured to use an erase voltage charged in a P-well of the memory cell array as a supply voltage of the block decoder.Type: ApplicationFiled: June 10, 2008Publication date: September 17, 2009Applicant: Hynix Semiconductor Inc.Inventors: Sam Kyu WON, Jae Won Cha, In Ho Kang, Kwang Ho Baek
-
Publication number: 20090213656Abstract: A memory array comprises a semiconductor body having a plurality of trenches aligned generally in parallel. The trenches contain semiconductor material, such as doped amorphous silicon, and act as source/drain lines for the memory array. Insulating liners lie between the semiconductor material within the trenches and the semiconductor body. A plurality of word lines overlie the plurality of trenches and channel regions in the semiconductor body in an array of cross points. Charge trapping structures lie between the word lines and the channel regions at the cross points, providing an array of flash memory cells. The charge trapping structures comprise dielectric charge trapping structures adapted to be programmed and erased to store data. A method for manufacturing such devices includes patterning and forming the sources/drain lines with insulating liners prior to formation of the charge trapping structure over the channel regions.Type: ApplicationFiled: February 27, 2008Publication date: August 27, 2009Applicant: Macronix International Co., Ltd.Inventors: Shaw Hung Ku, Teng Hao Yeh, Shih-Chin Lee, Shang-Wei Lin, Chia-Wei Wu, Tzung Ting Han, Ming Shang Chen, Wenpin Lu
-
Publication number: 20090213657Abstract: A device with non volatile memory cells, with optimized programming, of the type comprising a sector of matrix memory cells organized in rows and columns, with the columns organized in a plurality of global bit-lines associated with at least one plurality of local bit-lines and respectively enabled by a first select signal and by at least one second select signal generated by a decoder, these columns being associated with at least one program load PL controlled by a logic circuit and suitable for applying a programming pulse to a plurality of cells belonging to the enabled bit-lines, comprising a plurality of discharge transistors, each associated with a corresponding column controlled by a control signal complementary to the control signal of the adjacent discharge transistor.Type: ApplicationFiled: February 19, 2009Publication date: August 27, 2009Inventors: Andrea Martinelli, Pierguido Garofalo, Graziano Mirichigni
-
Patent number: 7580314Abstract: A memory device includes a plurality of memory blocks. Each memory block includes a plurality of bit lines, a plurality of word lines, a plurality of memory cells provided at intersections of the bit lines and word lines; a plurality of capacitors, and a plurality of sense amplifiers. Each sense amplifier has a first input and a second input. The first input is connected to a first bit line of a first one of the memory blocks and is coupled via one of the capacitors to a first bit line of a second one of the memory blocks. The second input of the input is connected to a second bit line of the second one of the memory blocks and is coupled via one of the capacitors to a second bit line of the first one of the memory blocks.Type: GrantFiled: January 4, 2007Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Su-A Kim, Ki-Whan Song
-
Patent number: 7580313Abstract: A semiconductor memory device with a reduced cell area and a high-speed data transfer by modifying a circuit layout. The semiconductor memory device includes: a cell area with a first and a second cell areas; a plurality of Y decoders of which one Y decoder selects bit line sense amplifiers in the first and the second cell areas; IO sense amplifiers provided with a first IO sense amplifier and a second IO sense amplifier; a plurality of first data lines for transferring a data sensed and amplified at the bit line sense amplifier of the first cell area; and a plurality of second data lines for transferring a data sensed and amplified at the bit line sense amplifier of the second cell area.Type: GrantFiled: October 30, 2006Date of Patent: August 25, 2009Assignee: Hynix Semiconductor, Inc.Inventors: Dong-Keun Kim, Jae-Jin Lee
-
Patent number: 7577032Abstract: The local row decoder includes a first MOS transistor of a first conductivity type having one end connected to the local word line, the other end supplied with a first voltage, and a gate connected to the global word line, and a second MOS transistor of a second conductivity type having one end connected to the local word line, the other end supplied with a second voltage, and a gate connected to the global word line. The global row decoder is capable of independently selecting either a first global word line or a second global word line. The first global word line is connected to the first MOS transistor and the second MOS transistor both connected to any one of the local word lines. The second global word line is connected to the first MOS transistor and the second MOS transistor both connected to another adjacent local word line.Type: GrantFiled: October 25, 2007Date of Patent: August 18, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Akira Umezawa
-
Publication number: 20090201737Abstract: A semiconductor memory device comprises: a write circuit including a latch circuit configured by two inverters having a positive side power supply terminal supplied with a first voltage and a negative side power supply terminal supplied with a second voltage; and a write state machine controlling the first and second voltages. When writing data to a memory cell, the first voltage is changed to a second value that is lower than a first value. When writing data to a memory cell, the second voltage is changed to a third value that is lower than the second value. The write state machine lowers the second voltage to an intermediate value between the second value and the third value and, while maintaining this intermediate value, lowers the first voltage from the first value to the second value.Type: ApplicationFiled: February 10, 2009Publication date: August 13, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shinji Takeda, Yoshiharu Hirata
-
Patent number: 7573752Abstract: A flash memory device, such as a NAND flash, is described having an array of floating gate transistor memory cells arranged in a first and second addressable blocks. A voltage source to supply programming voltages to control gates of the floating gate transistor memory cells is provided. The voltage source supplies a pre-charge voltage to the control gates of the floating gate transistor memory cells located in the first addressable block when data is programmed in memory cells of the second addressable block. Methods for pre-charging word lines in unselected array blocks are included.Type: GrantFiled: August 11, 2008Date of Patent: August 11, 2009Assignee: Micron Technology, Inc.Inventor: Seiichi Aritome
-
Publication number: 20090175083Abstract: The present invention relates to a nonvolatile semiconductor memory, and more specifically relates to a nonvolatile semiconductor memory with increased program throughput. The present invention provides a nonvolatile semiconductor memory device with a plurality of block source lines corresponding to the memory blocks, arranged in parallel to the word lines, a plurality of global source lines arranged in perpendicular to the block source lines; and a plurality of switches for selectively connecting corresponding ones of the block source lines and the global source lines.Type: ApplicationFiled: March 9, 2007Publication date: July 9, 2009Applicant: GENUSION, INC.Inventors: Natsuo Ajika, Shoji Shukuri, Masaaki Mihara, Yoshiki Kawajiri
-
Patent number: 7558116Abstract: Systems and/or methods that facilitate accessing data in a memory are presented. The memory can be flash memory that includes a plurality of sectors in an array that can be associated with a decoder component that includes a regulator component, which facilitates performing read operations within a desired period of time. Each sector can be associated with a decoder subcomponent and associated regulator subcomponent. Parasitic resistance and capacitance elements can increase the further in distance a sector and associated decoder component are from a booster component, which is utilized to increase the voltage at a boost-strap node within each decoder subcomponent to facilitate performing read operations. To counter the parasitic elements, each regulator subcomponent can include one or more capacitors, where the number of capacitors and total capacitance value can be determined based on the distance the associated decoder subcomponent is from the booster component.Type: GrantFiled: August 13, 2007Date of Patent: July 7, 2009Assignee: Spansion LLCInventors: Sheau-Yang Ch'ng, Chin-Ghee Ch'ng, Kian Huat Hoo
-
Publication number: 20090168530Abstract: A semiconductor memory device comprises a first memory cell array having a first plane which is composed of a plurality of blocks each having a plurality of memory cells, a sense circuit which reads data the memory cells, a sequencer which receives control signals from outside, a first address register, and a second address register which receives an output address from the first address register and outputs an address signal in response to an address control signal from the sequencer. In reading from the memory cells, the sequencer reads a page n in accordance with the address stored in the second address register, then transfers an address stored in the first address register to the second address register concurrently with outputting data read from the page n to outside and reads data from an arbitrary page m in accordance with the address transferred to the second address register.Type: ApplicationFiled: December 23, 2008Publication date: July 2, 2009Inventors: Toshio YAMAMURA, Masanobu Shirakawa
-
Publication number: 20090168529Abstract: A floating gate made of polysilicon is provided on a semiconductor substrate through the medium of a gate insulator. A side-wall insulating film is provided on each side wall of the floating gate. A first impurity diffusion layer, which occupies a space within the semiconductor substrate, is provided separately apart from the floating gate by a predetermined distance. A second impurity diffusion layer, which occupies a space within the semiconductor substrate, overlaps with the floating gate. Electrons are injected into the floating gate by applying a high voltage to the second impurity diffusion layer in capacitive coupling with the floating gate.Type: ApplicationFiled: December 22, 2008Publication date: July 2, 2009Inventor: Kouichi YAMADA
-
Patent number: 7548463Abstract: A nonvolatile semiconductor memory device includes a memory array and an X-decode section. The memory array includes a plurality of nonvolatile memory cells arranged in a matrix form and a plurality of word lines. The X-decode section selects a selected word line selected from the plurality of word lines, supplies a negative voltage to the selected word line, and supplies a positive voltage to unselected word lines which are not the selected word line, at the time of an erase operation.Type: GrantFiled: May 22, 2007Date of Patent: June 16, 2009Assignee: NEC Electronics CorporationInventors: Kazuo Watanabe, Hiroshi Sugawara
-
Patent number: 7539036Abstract: A semiconductor memory device includes a plurality of memory mats each including a memory cell storing data, a sense latch portion performing detection of data stored by the memory cell, and a buffer circuit externally outputting read data detected by the sense latch portion. The sense latch portion and the buffer circuit are shared between a plurality of memory mats and are arranged between a plurality of memory mats.Type: GrantFiled: January 30, 2007Date of Patent: May 26, 2009Assignee: Renesas Technology Corp.Inventor: Koji Kishi
-
Publication number: 20090116288Abstract: A non-volatile memory (NVM) having an array of memory cells and a unidirectional multiplexer (UMUX), the UMUX may be comprised of two or more address line ports adapted to receive addressing signals corresponding with elements in the memory array, and a set of switching transistors adapted to switch a supply voltage in accordance with the addressing signal such that current only flows into the array.Type: ApplicationFiled: November 7, 2008Publication date: May 7, 2009Inventor: Roni Varkony
-
Publication number: 20090116286Abstract: A method for programming a first memory cell in a memory array. In a specific embodiment, each memory cell has a drain, a source, a channel, and a control gate overlying a charge storage material and the channel. The source of the first memory cell is coupled to the drain of a second memory cell. A voltage is applied to the drain of the first memory cell, and the source of the second memory cell is grounded. The method includes floating the drain of the second memory cell and the source of the first memory cell and turning on the channels of the first and second memory cells, effectively forming an extended channel region. Hot carriers are injected to the charge storage material of the first cell to program the first memory cell. The extended channel lowers electrical fields and reduces punch through leakage in unselected memory cells.Type: ApplicationFiled: November 4, 2008Publication date: May 7, 2009Applicant: Macronix International Co., Ltd.Inventors: Lit-Ho Chong, Wen-Jer Tsai, Tien-Fan Ou, Jyun-Siang Huang
-
Publication number: 20090116287Abstract: An integrated circuit includes a memory cell structure including a first cell and a second cell. The first cell includes a first storage structure and a first gate over a substrate. The first gate is over the first storage structure. The second cell includes a second storage structure and a second gate over the substrate. The second gate is over the second storage structure. The first gate is separated from the second gate. A first doped region is adjacent to the first cell and is coupled to a first source. A second doped region is configured within the substrate and adjacent to the second cell. The second doped region is coupled to a second source. At least one third doped region is between the first cell and the second cell, wherein the third doped region is floating.Type: ApplicationFiled: November 4, 2008Publication date: May 7, 2009Applicant: Macronix International Co., Ltd.Inventors: TIEN-FAN OU, Wen-Jer Tsai, Jyun-Siang Huang
-
Patent number: 7525866Abstract: A memory includes a plurality of memory arrays. Each of the plurality of memory arrays includes a plurality of sub-arrays. A plurality of power supply conductors are provided over the memory for supplying power to the plurality of memory arrays. When accessing the memory to simultaneously read a plurality of bits from the memory, the sub-arrays are accessed so as to provide a relatively uniform current demand on the plurality of power supply conductors. In one embodiment, the accessed sub-arrays are organized so that sides, or edges, of each accessed sub-array are not adjacent to each other.Type: GrantFiled: April 19, 2006Date of Patent: April 28, 2009Assignee: Freescale Semiconductor, Inc.Inventor: Andrew C. Russell
-
Patent number: 7522453Abstract: A non-volatile memory array segment includes an odd-select transistor having a drain coupled to an odd-source line and an even-select transistor having a drain coupled to an even-source line. Two segment-select transistors have drains coupled to the sources of different ones of the odd and even source lines, sources coupled to ground, and gates coupled to a segment-select line. A plurality of odd non-volatile memory transistors each has a drain coupled to a common drain line, a source coupled to the odd-source line, a floating gate, and a control gate. A plurality of even non-volatile memory transistors, each has a drain coupled to the common drain line, a source coupled to the even-source line, a floating gate, and a control gate. The control gate of each even non-volatile memory transistor is coupled to the control gate of a different one of the odd non-volatile memory transistors.Type: GrantFiled: December 20, 2007Date of Patent: April 21, 2009Assignee: Actel CorporationInventors: Zhigang Wang, Gregory Bakker, Volker Hecht, Santosh Yachareni, Fethi Dhaoui, Vidyadhara Bellippady
-
Publication number: 20090097316Abstract: The flash memory device includes a block switch, first and second cell strings, first and second source lines, drain contacts, and first and second source contacts. The first cell string is connected to a first bit line and a second cell string is connected to a second bit line. The first and second cell strings each include a drain select transistor, a plurality of cell transistors, and a source select transistor connected in series. The drain contacts connect the first and second bit line to a semiconductor substrate. The first and second source contacts connect the first and second source lines to the semiconductor substrate. The first and second source lines in the same block are not adjacent and separated from each other by a predetermined interval.Type: ApplicationFiled: September 9, 2008Publication date: April 16, 2009Applicant: Hynix Semiconductor Inc.Inventor: Min Kyu LEE
-
Publication number: 20090097315Abstract: A multibit electro-mechanical memory device comprises a substrate, a bit line on the substrate, a first interlayer insulating film on the bit line, first and second lower word lines on the first interlayer insulating film, the first and second lower word lines separated horizontally from each other by a trench, a spacer abutting a sidewall of each of the first and second lower word lines, a pad electrode inside a contact hole, first and second cantilever electrodes suspended over first and second lower voids that correspond to upper parts of the first and second lower word lines provided in both sides on the pad electrode, the first and second cantilever electrodes being separated from each other by the trench, and being curved in a third direction that is perpendicular to the first and second direction; a second interlayer insulating film on the pad electrode, first and second trap sites supported by the second interlayer insulating film to have first and second upper voids on the first and second cantileverType: ApplicationFiled: May 23, 2008Publication date: April 16, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Eun-Jung Yun, Min-Sang Kim, Sung-Min Kim, Sung-Young Lee, Ji-Myoung Lee, In-Hyuk Choi
-
Patent number: 7518900Abstract: A memory capable of reducing the memory cell size is provided. This memory includes a plurality of memory cells including diodes, a plurality of bit lines and a first conductive type first impurity region arranged to intersect with the bit lines for functioning as first electrodes of the diodes included in the memory cells and a word line. The first impurity region is divided every bit line group formed by a prescribed number of bit lines along a direction intersecting with the extensional direction of the first impurity region.Type: GrantFiled: July 20, 2006Date of Patent: April 14, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Patent number: 7512013Abstract: A charge trapping memory having a plurality of memory cells in which each memory cell is capable of storing in a left charge storage site and a right charge storage site, multiple bits per memory cell. A memory operation window the memory cell is improved by biasing the memory cell for programming the right charge storage site improved when the left charge storage site stores charge sufficient to establish a negative threshold voltage, or a threshold voltage lower than an initial voltage level.Type: GrantFiled: June 21, 2006Date of Patent: March 31, 2009Assignee: Macronix International Co., LtdInventor: Chao-I Wu
-
Patent number: 7512003Abstract: A non-volatile memory device includes a memory cell block, a first switching block, and a second switching block. A plurality of memory cells are arranged in the memory cell block and each of the memory cells includes a memory transistor having a floating gate and a control gate and is connected to a local bit line and includes a selection transistor connected to the memory transistor in series that is connected to a source line. The first switching block selectively connects a global bit line to the local bit line and the second switching block controls the memory cells in the memory cell block in units of a predetermined number of bits. The first switching block includes at least two switching devices connected in parallel between the global bit line and the local bit line.Type: GrantFiled: April 23, 2007Date of Patent: March 31, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Ji-Do Ryu, Bo-Young Seo, Chang-Min Jeon, Hee-Seog Jeon, Sung-Gon Choi, Jeong-Uk Han
-
Publication number: 20090080257Abstract: The chip area of a semiconductor device including a nonvolatile memory is reduced. The semiconductor device includes a first memory cell and a second memory cell which are formed on the principal surface of a substrate, and arranged adjacent to each other. In a principal surface of the substrate, active regions which are electrically isolated from each other are arranged. In the first active region, the capacitor element of the first memory cell is arranged, while the capacitor element of the second memory cell is arranged in the fourth active region. In the second active region, the respective write/erase elements of the first and second memory cells are both arranged. Further, in the third active region, the respective read elements of the first and second memory cells are both arranged.Type: ApplicationFiled: September 18, 2008Publication date: March 26, 2009Inventors: YASUSHI OKA, Tadashi Omae, Takesada Akiba
-
Patent number: 7505321Abstract: A three-dimensional flash memory array incorporates thin film transistors having a charge storage dielectric arranged in series-connected NAND strings to achieve a 4F2 memory cell layout. The memory array may be programmed and erased using only tunneling currents, and no leakage paths are formed through non-selected memory cells. Each NAND string includes two block select devices for respectively coupling one end of the NAND string to a global bit line, and the other end to a shared bias node. Pairs of NAND strings within a block share the same global bit line. The memory cells are preferably depletion mode SONOS devices, as are the block select devices. The memory cells may be programmed to a near depletion threshold voltage, and the block select devices are maintained in a programmed state having a near depletion mode threshold voltage. NAND strings on more than one layer may be connected to global bit lines on a single layer.Type: GrantFiled: December 31, 2002Date of Patent: March 17, 2009Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Christopher Petti, Andrew J. Walker, En-Hsing Chen, Sucheta Nallamothu, Alper Ilkbahar, Luca Fasoli, Igor Koutnetsov
-
Publication number: 20090052250Abstract: A semiconductor memory device has a plurality of word line provided on a semiconductor region, extending in a row direction, a plurality of bit lines provided in the semiconductor region, extending in a column direction, and a plurality of memory elements provided at intersections between the plurality of word lines and the plurality of bit lines. Each word line provides a first gate electrode in the corresponding memory element. A lower portion of a side surface of each word line in a direction parallel to an extending direction of the word line is perpendicular to a main surface of the semiconductor region. An upper portion of the side surface is inclined so that a width thereof becomes smaller toward a top thereof.Type: ApplicationFiled: July 23, 2008Publication date: February 26, 2009Inventors: Koichi KAWASHIMA, Nobuyoshi TAKAHASHI, Yuichiro HIGUCHI
-
Patent number: 7495958Abstract: An array of flash memory cells arranged in a plurality of rows and a plurality of columns includes a first row comprising a plurality of units. Each unit includes a plurality of flash memory cells, an erase-gate line connecting erase-gates of all flash memory cells in the first row, a source line connecting source nodes of all flash memory cells in the first row, a word line connecting word-line nodes of all flash memory cells in the first row, and a local control-gate (CG) line connecting control-gates of flash memory cells only in the unit, wherein each local CG line is disconnected from remaining local CG lines in the first row. The array further includes bit-lines each connecting bit-line nodes of flash memory cells in a same column.Type: GrantFiled: November 6, 2006Date of Patent: February 24, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Yue-Der Chih
-
Publication number: 20090049231Abstract: Systems and methods that facilitate characterization of a flash memory device are presented. A characterization component can be associated with a regulator component included in a memory device to facilitate setting and measuring respective drain voltage levels for programming, erase, and soft programming operations at address bit combinations available for the respective operations. The characterization component can utilize external address bits that can be fixed when performing the operations to minimize disruption to the drain voltage measurement flow.Type: ApplicationFiled: August 13, 2007Publication date: February 19, 2009Applicant: SPANSION LLCInventors: Woon-Sang Pui, Kian-Huat Hoo, Joon-Siong Pang
-
Publication number: 20090040828Abstract: A semiconductor memory device includes first and second memory cell blocks, a block decoder, and first and second block switches. The first and second memory cell blocks have a plurality of memory cells connected in a string structure and are respectively disposed in neighboring planes. The block decoder outputs first and second block select signals in response to pre-decoded address signals and first and second plane select signals, which are respectively enabled according to an enable state of the planes. The first and second block switches connect global word lines to word lines of the first and second memory cell blocks in response to the first and second block select signals, respectively.Type: ApplicationFiled: December 5, 2007Publication date: February 12, 2009Applicant: Hynix Semiconductor Inc.Inventors: Je-Il Ryu, You-Sung Kim
-
Publication number: 20090040829Abstract: A charge trapping memory cell is described, having pocket implants along the sides of the channel and having the same conductivity type as the channel, and which implants have a concentration of dopants higher than in the central region of the channel. This effectively disables the channel in the region of non-uniform charge trapping caused by a bird's beak or other anomaly in the charge trapping structure on the side of the channel. The pocket implant can be formed using a process compatible with standard shallow trench isolation processes.Type: ApplicationFiled: April 14, 2008Publication date: February 12, 2009Applicant: Macronix International Co., Ltd.Inventor: Hang-Ting Lue
-
Publication number: 20090040830Abstract: A semiconductor memory device can improve electrical properties by prohibiting a leakage current, which flows through a memory cell, in such a way as to turn off a drain select transistor, a source select transistor and a side transistor of an unselected memory cell block when the semiconductor memory device operates. The semiconductor memory device includes a memory cell block in which a plurality of memory cells, drain and source select transistors, and side word line transistors are connected in a string structure, a block decoder for outputting a block select signal in response to predecoded address signals and controlling the drain and source select transistors and the side word line transistors, and a block switch for connecting a global word line to word lines of the memory cell block in response to the block select signal.Type: ApplicationFiled: June 27, 2008Publication date: February 12, 2009Applicant: Hynix Semiconductor Inc.Inventors: Kwang Ho BAEK, Sam Kyu WON, Jae Won CHA
-
Patent number: 7489570Abstract: A semiconductor memory device has a hierarchical bit line structure. The semiconductor memory device may include first and second memory cell clusters, which share the same bit line pair and are divided operationally; third and fourth memory cell clusters, which are connected respectively corresponding to word lines coupled with the first and second memory cell clusters, and which share a bit line pair different from the bit line pair and are divided operationally; and a column pass gate for switching one of bit line pairs connected with the first to fourth memory cell clusters, to a common sense amplifier, in response to a column selection signal. Whereby an operating speed decrease caused by load of peripheral circuits connected to the bit line is improved, and the number of column pass gates is reduced substantially with a reduction of chip size.Type: GrantFiled: July 5, 2006Date of Patent: February 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Nam-Seog Kim, Jong-Cheol Lee, Hak-Soo Yu, Uk-Rae Cho
-
Publication number: 20090034335Abstract: A semiconductor device includes sectors having memory cells connected to local word lines, decoders selecting the sectors, and a circuit generating, in erasing of a selected sector, a control signal that causes a corresponding one of the decoders associated with the selected sector to be temporarily unselected. Each of the sectors includes a pull-up transistor that is driven by a corresponding one of the decoders via a corresponding one of global word lines connecting the sectors and drives one of the local word lines, and the pull-up transistor is kept OFF by the control signal.Type: ApplicationFiled: September 15, 2008Publication date: February 5, 2009Inventors: Yasuhiko Tanuma, Kazuhiro Kurihara
-
Publication number: 20090034330Abstract: A word line voltage generator that generates a word line voltage, which is selectively changed depending on a temperature, a flash memory device including the word line voltage generator, and a method of generating the word line voltage. The word line voltage generator includes a read voltage generator and a controller. The read voltage generator generates a read voltage or a verify voltage based on one of reference voltages in response to an enable control signal and supplies the read voltage or the verify voltage to one of a plurality of global word lines in response to a row decoding signal, during a read operation or a read operation for program verification, of the flash memory device. The controller generates one of the reference voltages in response to a read control signal or a verify control signal. When a temperature is varied, the read voltage generator changes the level of the read voltage or the verify voltage in reverse proportion to the temperature.Type: ApplicationFiled: October 1, 2008Publication date: February 5, 2009Inventor: Seong Je PARK
-
Publication number: 20090014778Abstract: A nonvolatile semiconductor memory device includes bit line diffusion layers extending along the X direction in an upper portion of a semiconductor substrate; and gate structures extending along the Y direction on the semiconductor substrate and each including a charge trapping film and a gate electrode. The nonvolatile semiconductor memory device further includes a first interlayer insulating film in which first contacts respectively connected to the bit line diffusion layers are formed; and second contacts that penetrate through a UV blocking film and a second interlayer insulating film formed on the first interlayer insulating film and have bottom faces respectively in contact with the first contacts and top faces respectively in contact with metal interconnections.Type: ApplicationFiled: July 1, 2008Publication date: January 15, 2009Inventors: Koichi Kawashima, Keita Takahashi
-
Publication number: 20090016109Abstract: A semiconductor device includes sectors having memory cells connected to local word lines, decoders selecting the sectors, and a circuit generating, in erasing of a selected sector, a control signal that causes a corresponding one of the decoders associated with the selected sector to be temporarily unselected. Each of the sectors includes a pull-up transistor that is driven by a corresponding one of the decoders via a corresponding one of global word lines connecting the sectors and drives one of the local word lines, and the pull-up transistor is kept OFF by the control signal.Type: ApplicationFiled: September 15, 2008Publication date: January 15, 2009Inventors: Yasuhiko Tanuma, Kazuhiro Kurihara