Phase Displacement, Slip Or Jitter Correction Patents (Class 375/371)
-
Patent number: 8411811Abstract: In a method for recovery of a clock from a received digital data stream and an apparatus for recovering a clock from a received digital data stream, phase-shifted clock signals are generated from a receiver's clock. After selecting one of the phase-shifted clock signals, two other phase-shifted clock signals are determined. Depending on sample values taken at rising/falling edges of the three selected phase-shifted clock signals, counter values are increased and compared. The selection of phase-shifted clock signals and the steps of sampling the input digital data stream, comparing the values and increasing counter values, if required, are repeatedly performed until the comparison result of the counter values indicates that one of the latter determined phase-shifted clock signals strobes the received digital data stream in the center of a bit period.Type: GrantFiled: July 21, 2010Date of Patent: April 2, 2013Assignee: STMicroelectronics Pvt. Ltd.Inventor: Nitin Gupta
-
Patent number: 8411812Abstract: A delay locked loop operates over a wide range of frequencies and has high accuracy, small silicon area usage, low power consumption and a short lock time. The DLL combines an analog domain and a digital domain. The digital domain is responsible for initial lock and operational point stability and is frozen after the lock is reached. The analog domain is responsible for normal operation after lock is reached and provides high accuracy using smaller silicon area and low power.Type: GrantFiled: June 14, 2012Date of Patent: April 2, 2013Assignee: Mosaid Technologies IncorporatedInventors: Peter Vlasenko, Dieter Haerle
-
Patent number: 8407513Abstract: This disclosure relates to providing an information signal to one or more sub-systems within a wireless communications device, where the information signal enables the sub-systems to operate based on virtually corrected reference frequency clock signal(s).Type: GrantFiled: April 16, 2009Date of Patent: March 26, 2013Assignee: Infineon Technologies AGInventor: Michael Meixner
-
Patent number: 8407511Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: GrantFiled: August 28, 2008Date of Patent: March 26, 2013Assignee: Agere Systems LLCInventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Patent number: 8407508Abstract: A serial bus clock frequency calibration system and a method thereof are disclosed herein. The system utilizes a first frequency calibration device, a second frequency calibration device and a third frequency calibration device to share the same oscillator as so to perform multi-stage clock frequency resolution calibrations for different frequency-tuning ranges. This can bring an optimal frequency resolution, greatly reduce system complexity and save element cost.Type: GrantFiled: September 16, 2010Date of Patent: March 26, 2013Assignee: Genesys Logic, Inc.Inventors: Wei-te Lee, Shin-te Yang, Wen-ming Huang
-
Patent number: 8405533Abstract: In one embodiment, the present invention includes a de-serializer to receive serial data at a first rate and to output a parallel data frame corresponding to the serial data aligned to a frame alignment boundary in response to a phase control signal received from a feedback loop coupled between the de-serializer and a receiver logic coupled to an output of the de-serializer. Other embodiments are described and claimed.Type: GrantFiled: December 15, 2010Date of Patent: March 26, 2013Assignee: Intel CorporationInventors: Ehud Shoor, Dror Lazar, Assaf Benhamou
-
Patent number: 8406366Abstract: Disclosed herein is a synchronization circuit including: a first phase-locked loop circuit; a second phase-locked loop circuit; a first output circuit; a second output circuit; a first detection circuit; a second detection circuit; and a control circuit.Type: GrantFiled: April 28, 2010Date of Patent: March 26, 2013Assignee: Sony CorporationInventors: Masayuki Hattori, Tetsuhiro Futami, Yuichi Hirayama, Keita Izumi
-
Patent number: 8407535Abstract: The present invention provides a method for generating random jitter test patterns by generating a sequence of maximum-size asynchronous packets according to the P1394b standard and transmitting the sequence to the device under test. The present invention provides a method for generating jitter test patterns by disabling the transmitter data scrambler of the second device; clearing the port_error register of the device under test; and sending a test pattern to said device under test. The present invention provides for a method for generating supply noise test patterns comprising: transmitting a test pattern to the DUT comprising a maximum length asynchronous packet containing alternate 0016 and FF16 bytes.Type: GrantFiled: June 5, 2006Date of Patent: March 26, 2013Assignee: Apple Inc.Inventor: Colin Whitby-Strevens
-
Patent number: 8401139Abstract: A transmission LSI calculates a buffer usage rate in accordance with data stored in a buffer in a transmission data processing unit and determines, in accordance with the calculated buffer usage rate, the number of signal lines that perform a phase readjustment and the timing thereof. Then, the transmission LSI and a receiving LSI perform a phase adjustment using some of the signal lines and continues a data transfer using the rest of the signal lines. Accordingly, it is possible to maintain the optimum phase of a clock without delaying the data transfer.Type: GrantFiled: September 1, 2011Date of Patent: March 19, 2013Assignee: Fujitsu LimitedInventors: Shintaro Itozawa, Hiroshi Nakayama, Junji Ichimiya, Daisuke Itou
-
Patent number: 8396180Abstract: Aspects of the disclosure provide a method and an apparatus for clock and data recovery. The method and apparatus can increase jitter tolerance, and can provide recovered data with reduced jitter amplitude. The method for recovering data transmitted over a channel can include detecting a phase of a data transition within a full unit interval that includes an active zone and an inactive zone that are set based on a jitter characteristic for the channel, generating a phase directive when the phase of the data transition is located within the active zone, and adjusting a data sampling phase based on the phase directive, so that the data transmitted over the channel is sampled at a data transition edge free location.Type: GrantFiled: December 18, 2008Date of Patent: March 12, 2013Assignee: Kawasaki Microelectronics America Inc.Inventor: Jerome J. Ribo
-
Patent number: 8396105Abstract: An adaptive equalizer comprises an adjustable equalizer circuit that allows to enhance the frequency dependence of contents of the transmitted signals which suffer from losses in the connected transmission channel. A blind equalization tuning procedure is proposed that operates without knowledge about the characteristic of transmission channel. Phase positions of transitions in the equalized signal are detected. A digital post-processing circuit evaluates a measure for spread of the detected phase positions of transitions, accumulated over a plurality of the symbol periods. The digital post-processing circuit controls the adjustable equalizer, setting the adjustable equalizer to a setting wherein the detected spread is minimized.Type: GrantFiled: September 12, 2006Date of Patent: March 12, 2013Assignee: NXP B.V.Inventors: Friedel Gerfers, Gerrit Willem Den Besten, Pavel Petkov, Andreas Koellmann, Jim E. Conder
-
Patent number: 8396179Abstract: Disclosed is a frame synchronizing device and method for a binary data transmission system wherein digital data are transmitted as a serial bit stream organized into frames, each frame including a pre-defined frameheader, wherein said serial bit stream is inputted into a serial input portion of a serial input parallel output shift register means having at least as many stages as the number of bits of a frame, and said frames are outputted in a consecutive order from a parallel output portion of said shift register means. The particularity of the present invention is that it is detected whether or not a frameheader is present in the output of said parallel output portion, and, if not, the outputting of a frame from said parallel output portion is delayed by at least one time period which is needed for shifting a bit in said serial input portion from a stage to a next one, until synchronization is reached.Type: GrantFiled: November 18, 2003Date of Patent: March 12, 2013Assignee: NXP B.V.Inventors: Marko Van Houdt, Johannes Petrus Antonius Frambach
-
Patent number: 8396176Abstract: An OFDM receiving device for settling a problem of complicated configuration is provided, in that the OFDM receiving device receives an OFDM signal where no smaller than one specific sub-carriers among plurality of sub-carriers are modulated by a known modulation signal sk(t), and includes a converting means for converting the received OFDM signal into the received signals for each sub-carrier, an extracting means for extracting the ingredient caused by a frequency drift and a phase noise based on received signal rk(t) of the specific sub-carrier and the known modulation signal sk(t), and a compensating means for H) compensating the received signal of the sub-carrier using the extracted ingredient.Type: GrantFiled: January 27, 2009Date of Patent: March 12, 2013Assignee: NEC CorporationInventor: Masaki Ichihara
-
Patent number: 8391346Abstract: When an operating unit is operated to designate an arbitrary width W and an arbitrary angle ?, a mask region limiting unit limits the effective range of a reference mask set for compliance measurement of the data signal to be evaluated by a reference mask setting unit to the range determined by the designated width and angle and displays the limited effective range on a display unit. When the mask region limiting unit limits the effective range of the reference mask, a quality evaluating unit performs compliance measurement and quality evaluation for the limited effective range in operative association with the limitation of the effective range.Type: GrantFiled: April 12, 2011Date of Patent: March 5, 2013Assignee: Anritsu CorporationInventors: Keita Masuhara, Tadanori Nishikobara
-
Patent number: 8391436Abstract: A receiving apparatus includes a first receiving circuit that receives an input signal based on a clock signal, and outputs a first output signal, a second receiving circuit that receives the input signal based on the clock signal, and outputs a second output signal, and a comparison circuit that compares value of the first output signal outputted by the first receiving circuit and value of the second output signal outputted by the second receiving circuit.Type: GrantFiled: May 26, 2011Date of Patent: March 5, 2013Assignee: Fujitsu LimitedInventor: Masanori Higeta
-
Patent number: 8391320Abstract: Buffering is made more efficient by resizing a jitter buffer based, for example, on a user's location within a TUI. To illustrate how this might be implemented in a TUI-based system, assume that two jitter buffer sizes are available: a larger one for voice and a smaller one for DTMF. Assume that the ability to select the buffer size is software-controllable. By virtue of the TUI structure, the initial state for a communication session could be a buffer size appropriate for DTMF. Since the messaging system may provide an audible beep whenever it's appropriate for a user to speak, the same sub-routine within the TUI code that triggers the beep could also command the buffer management mechanism instructing it to size the buffer for voice. Any subsequent DTMF entry or other event indicating that voice input has been terminated could cause the buffer to resize appropriately for DTMF.Type: GrantFiled: July 28, 2009Date of Patent: March 5, 2013Assignee: Avaya Inc.Inventors: Stephen Lubbs, Paul Roller Michaelis
-
Patent number: 8385485Abstract: In some embodiments an adaptive clocking controller determines a clock spread of a system clock that would result in a lowest total interference between a channel received by a radio receiver and the system clock. A clock generator modifies a spread of the system clock in response to the determined clock spread. Other embodiments are described and claimed.Type: GrantFiled: February 1, 2011Date of Patent: February 26, 2013Assignee: Intel CorporationInventors: Harry Skinner, Michael E. Deisher, Chaitanya Sreerama
-
Patent number: 8385325Abstract: A method of receiving at a terminal a first signal transmitted via a communication network, said method comprising the steps of; receiving at the terminal the first signal comprising a plurality of data elements; analysing characteristics of the first signal; receiving from a user of the terminal a second signal to be transmitted from the terminal; analysing characteristics of the second signal to detect audio activity in the second signal; and applying a delay between receiving at the terminal and outputting from the terminal at least one of said plurality of data elements; and adjusting the delay based on the analysed characteristics of the first signal and on the detection of audio activity in the second signal.Type: GrantFiled: December 21, 2007Date of Patent: February 26, 2013Assignee: SkypeInventors: Renat Vafin, Jonas Lindblom, Markus Vaalgamaa
-
Patent number: 8385493Abstract: Disclosed is a system and method for improving the linearity of a clock and data recovery (CDR) circuit. In one embodiment, a data stream is received, and the phase of a clock signal is adjusted using two interpolators. The phase of the output signal of the second interpolator is adjusted simultaneously with, and complementary to, adjusting the phase of the first interpolator. The first interpolator's output signal is injected into a first delay cell in a delay loop having a plurality of delay cells, and the output of the second interpolator is inactivated. When the maximum phase of the first interpolator's output signal is reached, the second interpolator's output signal is injected into another one of the delay cells, and the first interpolator's output signal is inactivated. The data stream is then recovered using the output of the delay loop as a clock signal.Type: GrantFiled: April 7, 2010Date of Patent: February 26, 2013Assignee: Agere Systems LLCInventors: Christopher Abel, Joseph Anidjar, Vladimir Sindalovsky, Craig Ziemer
-
Patent number: 8385496Abstract: One embodiment relates to a method of offset cancellation for a receiver in an integrated circuit. The receiver is set to a phase-detector offset-cancellation mode so as to determine offset cancellation settings for the phase detector. The offset cancellation settings are applied to the phase detector. The receiver is then set to a receiver-driver offset-cancellation mode so as to determine an offset cancellation setting for the receiver driver. This offset cancellation setting is applied to the receiver driver. Another embodiment relates to an integrated circuit configured to perform receiver offset cancellation. The integrated circuit including a receiver driver configured to receive a differential input signal, a phase detector including a plurality of latches, a calibration controller, a voltage source, and first and second pairs of switches. Other embodiments, aspects, and features are also disclosed.Type: GrantFiled: October 21, 2010Date of Patent: February 26, 2013Assignee: Altera CorporationInventors: Allen Chan, Wilson Wong, Sergey Shumarayev
-
Patent number: 8385394Abstract: Disclosed herein are embodiments of an improved built-in self-test (BIST) circuit and an associated method for measuring phase and/or cycle-to-cycle jitter of a clock signal. The embodiments of the BIST circuit implement a Variable Vernier Digital Delay Locked Line method. Specifically, the embodiments of the BIST circuit incorporate both a digital delay locked loop and a Vernier delay line, for respectively coarse tuning and fine tuning portions of the circuit. Additionally, the BIST circuit is variable, as the resolution of the circuit changes from chip to chip, and digital, as it is implemented with standard digital logic elements.Type: GrantFiled: February 2, 2012Date of Patent: February 26, 2013Assignee: International Business Machines CorporationInventors: Brandon R. Kam, Stephen D. Wyatt
-
Patent number: 8384569Abstract: A stochastic signal generation circuit includes a signal output circuit and a signal processing circuit connected with the signal output circuit. The signal output circuit includes two matching semiconductor components, wherein the signal output circuit detects a slight mismatch between the two matching semiconductor components, converts the detected slight mismatch into a corresponding electric signal, amplifies the electric signal, and outputs an analog voltage signal. The signal processing circuit converts the analog voltage signal into a stochastic digital signal. Also, a method for generating a stochastic signal is provided. The present invention decreases the cost of the integrated circuit, and better ensures the information security of the electronic products.Type: GrantFiled: April 20, 2011Date of Patent: February 26, 2013Assignee: IPGoal Microelectronics (SiChuan) Co., LtdInventor: Guojun Zhu
-
Patent number: 8379787Abstract: Spread spectrum clock generators. A phase lock loop generates an output clock according to a first input clock and a second input clock, a delay line is coupled between the first input clock and the phase lock loop. A modulation unit provides a modulation signal to control the delay line thereby modulating phase of the first input clock, such that frequency of the output clock generated by the phase lock loop varies periodically.Type: GrantFiled: November 15, 2007Date of Patent: February 19, 2013Assignee: Mediatek Inc.Inventors: Shang-Ping Chen, Ping-Ying Wang
-
Patent number: 8379771Abstract: A data receiver identifies an alignment symbol in a parallel data stream including encoded symbols, generates a bit order indicator indicating a bit order of the alignment symbol identified in the parallel data stream, and generates a symbol stream including the encoded symbols. Further, the data receiver decodes symbols in the symbol stream and generates a bit polarity indicator indicating a bit polarity of the parallel data stream based on the decoded symbols. Additionally, the data receiver generates a formatted symbol stream having a predetermined bit order and a predetermined bit polarity, based on the symbol stream, the bit order indicator, and the bit polarity indicator. In some embodiments, the data receives a serial data stream and generates the parallel data stream by deserializing data in the serial data stream.Type: GrantFiled: September 7, 2010Date of Patent: February 19, 2013Assignee: Integrated Device Technology, Inc.Inventors: Alex C. Reed, IV, Shriram Kulkarni
-
Jitter buffering control for controlling storage locations of a jitter buffer, and a method therefor
Patent number: 8379675Abstract: A jitter buffer control apparatus has a buffer for storing data included in an input packet transmitted from a telecommunications network, and a jitter buffer controller for controlling the buffer to store the input data into the buffer and take out the stored data from the buffer on the basis of a sequence number included in the input packet in a processing period. When under-running occurs in the buffer, the jitter buffer controller stores input data into the buffer with a storage location skipped which corresponds to the processing period associated with packet loss due to the under-running.Type: GrantFiled: March 10, 2010Date of Patent: February 19, 2013Assignee: Oki Electric Industry Co., Ltd.Inventor: Takashi Ishiguro -
Patent number: 8379784Abstract: A semiconductor memory device stably performs a read operation at a high frequency, thereby reducing a current consumption. The semiconductor memory device is capable of performing the read operation stably by controlling a data eye. The semiconductor memory device includes an output unit and a data eye control unit. The output unit outputs data in synchronization with clock signals. The data eye control unit controls a data eye of the data output by the output unit.Type: GrantFiled: December 28, 2007Date of Patent: February 19, 2013Assignee: Hynix Semiconductor Inc.Inventor: Sang-Hee Lee
-
Patent number: 8375259Abstract: Systems, controllers, and methods are disclosed, such as an initialization system including a controller configured to receive patterns of read data coupled from a memory device through a plurality of read data lanes. The controller is operable to detect lane-to-lane skew in the patterns of read data. The controller then adjusts the manner in which the read data received through the read data lanes during normal operation are divided into frames. The controller can also couple patterns of command/address bits to the memory device through a plurality of command/address lanes. The memory device can send the received command/address bits back to the controller through the read data lanes. The controller is operable to detect any lane-to-lane skew in the patterns of command/address bits received through the read data lanes to adjust the manner in which the command/address bits coupled through the command/address lanes during normal operation are divided into frames.Type: GrantFiled: April 13, 2012Date of Patent: February 12, 2013Assignee: Micron Technology, Inc.Inventor: A. Kent Porterfield
-
Patent number: 8363757Abstract: The present invention aims at eliminating the effects of frequency offsets between two transceivers by adjusting frequencies used during transmission. In this invention, methods for correcting the carrier frequency and the sampling frequency during transmission are provided, including both digital and analog implementations of such methods. The receiver determines the relative frequency offset between the transmitter and the receiver, and uses this information to correct this offset when the receiver transmits its data to the original transmitter in the return path, so that the signal received by the original transmitter is in sampling and carrier frequency lock with the original transmitter's local frequency reference.Type: GrantFiled: October 12, 1999Date of Patent: January 29, 2013Assignee: QUALCOMM IncorporatedInventors: Teresa H. Meng, David Su, Masoud Zargari
-
Patent number: 8363536Abstract: A receiver for receiving an orthogonal frequency division multiplexed (OFDM) digital video broadcast (DVB) signal including OFDM symbol sets including data symbols and pilot symbols transmitted using a plurality of sub-carriers, the OFDM DVB signal being transmitted toward the receiver via a transmission channel, the receiver including an input module configured to receive the OFDM DVB signal via the transmission channel, and a channel estimation module coupled to the input module and configured to calculate channel estimates of the transmission channel by performing Fourier transforms on the OFDM symbol sets to produce transformed symbol sets in the frequency domain and by performing minimum mean square error (MMSE) equalization on the transformed symbol sets using a sub-set of the pilot symbols in the OFDM DVB signal.Type: GrantFiled: August 28, 2006Date of Patent: January 29, 2013Assignee: QUALCOMM IncorporatedInventors: Xiaoqiang Ma, Azzedine Touzni
-
Patent number: 8363764Abstract: For reconstructing a data clock from asynchronously transmitted data packets, a control loop is provided which includes a controlled oscillator. An input signal of the control loop is generated on the basis of the received data packets. At least one high-pass type filter is provided in a signal path of the control loop. The data clock for the synchronous output of data is generated on the basis of an output signal of the controlled oscillator.Type: GrantFiled: August 6, 2007Date of Patent: January 29, 2013Assignee: Lantiq Deutschland GmbHInventor: Ronalf Kramer
-
Patent number: 8363773Abstract: This invention discloses a phase interpolation controller for a clock and data recovery circuit receiving an indication of a phase relationship between a first and a second signal, the phase interpolation controller comprises a plurality of serially coupled bi-directional shift-registers, wherein when the received indication indicates the first signal is ahead of the second signal in phase, the plurality of serially coupled bi-directional shift-registers shifts in one of the bi-directions, and when the received indication indicates the first signal is behind the second signal in phase, the plurality of serially coupled bi-directional shift-registers shifts in the other of the bi-directions.Type: GrantFiled: October 20, 2008Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Jinn-Yeh Chien
-
Patent number: 8363683Abstract: Digital signal processing based methods and systems for receiving data signals include parallel receivers, multi-channel receivers, timing recovery schemes, and, without limitation, equalization schemes. The present invention is implemented as a multi-path parallel receiver in which an analog-to-digital converter (“ADC”) and/or a digital signal processor (“DSP”) are implemented with parallel paths that operate at lower rates than the received data signal. In an embodiment, a parallel DSP-based receiver in accordance with the invention includes a separate timing recovery loop for each ADC path. In an embodiment, a parallel DSP-based receiver includes a separate automatic gain control (AGC) loop for each ADC path. In an embodiment, a parallel DSP-based receiver includes a separate offset compensation loop for each ADC path. In an embodiment, the present invention is implemented as a multi-channel receiver that receives a plurality of data signals.Type: GrantFiled: August 16, 2010Date of Patent: January 29, 2013Assignee: Broadcom CorporationInventors: Oscar Agazzi, Venugopal Gopinathan
-
Patent number: 8363772Abstract: A circuit for reducing phase distortion of a first signal and a second signal is provided, wherein the first and the second signals are complementary. The circuit includes a detecting circuit for detecting a first edge of the first signal and a second edge of the second signal, wherein the second edge immediately follows the first edge and is in a same direction as the first edge; an output node; and a signal regenerator connected to the detecting circuit and the output node. The signal regenerator is configured to generate an output signal having an additional first edge and an additional second edge. The additional first edge and the additional second edge are opposite edges substantially aligned to the first edge and the second edge, respectively. The additional first edge and the additional second edge are immediate neighboring edges.Type: GrantFiled: May 29, 2007Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ruey-Bin Sheen
-
Patent number: 8363774Abstract: A representative method of serial link transceiver without external reference clock is disclosed. The method includes: receiving an incoming signal; generating a local timing under control of a control code; generating a temperature sensor code by sensing a local temperature; generating a logical signal by detecting a presence of the incoming signal; adjusting the control code in a closed loop manner to make the local timing match that of the incoming signal and recording the control code and a value of the temperature sensor code as part of a template when the logical signal is asserted; and synthesizing the control code in accordance with the template when the logical signal is not asserted.Type: GrantFiled: January 22, 2010Date of Patent: January 29, 2013Assignee: Realtek Semiconductor Corp.Inventors: Chia-Liang Lin, Gerchih Chou, Hong-Yean Hsieh
-
Patent number: 8358725Abstract: The synchronous sequential processing of multi-sampled phase (SSP MSP) includes a method, a system and an apparatus for implementing programmable algorithms for analyzing and recovering data from a very wide range of low and high frequency wave-forms, by using a synchronous sequential processor (SSP) for real time capturing and processing of in-coming wave-form and a programmable computing unit (PCU) for controlling SSP operations and supporting adaptive signal analysis algorithms.Type: GrantFiled: June 22, 2009Date of Patent: January 22, 2013Inventor: John W. Bogdan
-
Patent number: 8358726Abstract: A source synchronous signal synchronization system includes a differential signal receiver; a tunable input delay element coupled to the receiver; an input serializer/deserializer (ISerDes) coupled to the tunable input delay; an alignment unit coupled to the ISerDes; and a delay control unit coupled to the tunable input delay, the ISerDes, and the alignment unit.Type: GrantFiled: June 11, 2010Date of Patent: January 22, 2013Assignee: NEC Laboratories America, Inc.Inventors: Junquiang Hu, Tyrone Kwok, Ting Wang
-
Patent number: 8358728Abstract: Arbitrary phase variations of a shared frequency synthesizer can be calibrated using a reference harmonic each time the shared frequency synthesizer is allocated to a network device to enable one frequency synthesizer to be shared between multiple network devices. On determining that the shared frequency synthesizer has been allocated to the network device, an output frequency of the shared frequency synthesizer can be aligned with a predetermined reference frequency that is associated with an operating frequency band of the network device. A phase correction factor associated with the shared frequency synthesizer can be calculated from a signal calculated based, at least in part, on the output frequency of the shared frequency synthesizer and the predetermined reference frequency. The phase correction factor is applied to a signal received at the network device to correct a phase error associated with the shared frequency synthesizer.Type: GrantFiled: January 7, 2011Date of Patent: January 22, 2013Assignee: QUALCOMM IncorporatedInventor: Paul J. Husted
-
Patent number: 8355455Abstract: Channel estimates respectively associated with OFDM pilot symbols are used to estimate additional parameters such as change in channel phase over time, change in channel phase over frequency, and frequency selectivity.Type: GrantFiled: April 28, 2009Date of Patent: January 15, 2013Assignee: QUALCOMM IncorporatedInventors: Mohammad M. Mansour, Sundeep Rangan, Siddharth Ray, Vincent Loncke, Pramod K. A. Rao, Joshua L. Koslov
-
Patent number: 8355429Abstract: In accordance with a representative embodiment, a method for reducing the effect of jitter in a sampled signal is described. The method comprises: obtaining a frequency-domain data set representing the sampled signal; obtaining an average sideband amplitude distribution generated by jitter around one or more principal frequencies of the signal; estimating the jitter phases for sidebands generated by jitter in the frequency-domain data set; subtracting a jitter contribution characterized by the average sideband amplitude distribution and the estimated jitter phases from the data record.Type: GrantFiled: December 28, 2009Date of Patent: January 15, 2013Assignee: Agilent Technologies, IncInventor: Neil Adams
-
Publication number: 20130003906Abstract: Embodiments relate to systems and methods for reducing jitter caused by frequency modulation of a clock signal including modulating the frequency of the clock signal based on a predetermined modulation signal m(t), and compensating an accumulated jitter J(t) caused by the frequency modulation of the clock signal such that an absolute value of the accumulated jitter J(t) never exceeds a predetermined jitter limit Jlim.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Applicant: Infineon Technologies AGInventors: Dietmar Koenig, Harald Schmid, Thomas Steinecke
-
Patent number: 8345811Abstract: A method of achieving reduced modulation range requirement in a Digitally Controlled Oscillator (DCO) which is deployed as part of a DRP (Digital Radio Processor) and tuned to a tuning frequency range having operating-channel center-frequencies, wherein phase difference between consecutive samples is termed as FCW (Frequency Control Word), uses the steps of digitally modifying and limiting the FCW so that the FCW does not exceed known FCW thresholds, e.g., chosen from ?/2, ?/4, ?/8, and redistributing the FCWs while maintaining a cumulative sum of phases and without significant EVM (Error Vector Magnitude) degradation. The FCW threshold can be chosen arbitrarily and need not be in the form of ?/2n. The method uses a FCW limiting algorithm which reduces supply voltage sensitivity of the DCO and enables significant reduction in area of capacitor bank which would be otherwise needed.Type: GrantFiled: April 2, 2008Date of Patent: January 1, 2013Assignee: Texas Instruments IncorporatedInventors: Sarma S. Gunturi, Jawaharlal Tangudu, Sthanunathan Ramakrishnan, Jayawardan Janardhanan, Debapriya Sahu, Subhashish Mukherjee
-
Publication number: 20120328063Abstract: Provided is a low latency high bandwidth clock and data recovery (CDR) system. For example, there is a low latency high bandwidth CDR system including a demultiplexer configured to convert a high frequency input datastream to a low frequency output datastream according to a first latency and a phase error processor at least partially embedded into the demultiplexer and configured to determine a datastream phase error of the high frequency input datastream according to a second latency. The embedded phase error processor allows a portion of a total latency of the CDR system due to the demultiplexer and the phase error processor to be less than a sum of the first and second latencies.Type: ApplicationFiled: June 24, 2011Publication date: December 27, 2012Applicant: BROADCOM CORPORATIONInventors: Anand Jitendra Vasani, Jun Cao, Afshin Momtaz
-
Publication number: 20120328064Abstract: The present invention includes a method of determining a phase estimate for an input signal having pilot symbols. The method includes receiving a plurality of pilot symbols, and then multiplying two or more pilot symbol slots by corresponding correlator coefficients to correct a phase estimate of the input signal.Type: ApplicationFiled: September 5, 2012Publication date: December 27, 2012Applicant: Broadcom CorporationInventors: Tommy Yu, Amy Gayle Hundhausen
-
Patent number: 8340230Abstract: A receiving device includes: a noise detecting means for detecting a noise, which is contained in a received signal, using the received signal which has undergone clock synchronization processing: a phase error detecting means for detecting a phase error of the received signal using the received signal which has undergone clock synchronization processing; and a calculation means for calculating a phase correction value on the basis of the phase error detected by the phase error detecting means, wherein, when the noise is detected by the noise detecting means, the calculation means modifies a parameter to be employed in the calculation of the phase correction value so as to decrease the phase correction value.Type: GrantFiled: September 23, 2009Date of Patent: December 25, 2012Assignee: Sony CorporationInventors: Yuichi Hirayama, Yoshifumi Aoki, Atsushi Makita, Hideyuki Matsumoto
-
Patent number: 8340137Abstract: A method and device for performing skew detection on data transmitted over a data channel and a high speed optical communication interface including the device are disclosed, wherein data of a reference frame over a reference channel is composed sequentially of a reference data segment with a length of Umax over each of data channels to be subject to skew detection.Type: GrantFiled: May 7, 2010Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Liang Chen, Yi Jie Xue, Hong Wei Wang, Shu Gong
-
Patent number: 8340152Abstract: An electronic system having a spread spectrum clock is disclosed. A spread spectrum clock source creates and transmits both a spread spectrum clock signal and a modulation signal. A spread spectrum clock generator uses a modulation waveform on the modulation signal to frequency modulate a reference oscillator frequency. A logic unit comprises a Phase Locked Loop that receives the spread spectrum clock signal and the modulation signal and generates a logic unit clock signal.Type: GrantFiled: July 31, 2008Date of Patent: December 25, 2012Assignee: International Business Machines CorporationInventors: Mark James Jeanson, Jordan Ross Keuseman, George Russell Zettles, IV
-
Patent number: 8335290Abstract: A receiving circuit includes a clock generation circuit that generates a clock signal, an integration filter that stores a signal potential of an input signal and generates a first storage potential in a period in which the clock signal indicates one logic, a first analog-to-digital circuit that converts the first storage potential into a first digital value, and a data determination circuit that determines a logic of the input signal on a basis of the first digital value.Type: GrantFiled: September 9, 2009Date of Patent: December 18, 2012Assignee: Fujitsu LimitedInventors: Yoshiyasu Doi, Hirotaka Tamura
-
Patent number: 8335291Abstract: A semiconductor device, a parallel interface system and methods thereof are provided.Type: GrantFiled: February 4, 2011Date of Patent: December 18, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-Jun Bae, Seong-Jin Jang, Beom-Sig Cho
-
Publication number: 20120314825Abstract: A serializer-deserializer (SERDES) includes a clock-data recovery block, a control block, and a low-pass filter. The control block contains a state machine that includes a fast convergence mode utilizing an unstable operating point and a slow tracking mode utilizing a stable operating point. The control block is configured to start in the fast convergence mode to allow quickly locking the recovered clock to the incoming data stream by replicating movement commands resulting in multiple phase adjustments for each transition. To facilitate proper operation of the SERDES, the fast convergence mode is exited after N-bits and a slow tracking mode is entered to provide stable operation. The control block accepts filtered transition-data and data-transition phase state signals and converges to a phase aligned state in less than 2N-bits where N represents the number of phases in one data bit.Type: ApplicationFiled: June 13, 2011Publication date: December 13, 2012Applicant: Design Specialists, Inc.Inventor: Stephen C. Dillinger
-
Patent number: 8331496Abstract: The present invention relates to a phase recovery device, phase recovery method and receiver for 16 QAM data modulation.Type: GrantFiled: October 1, 2010Date of Patent: December 11, 2012Assignee: Fujitsu LimitedInventors: Meng Yan, Zhenning Tao, Shoichiro Oda