Flip-chip-type Assembly Patents (Class 438/108)
-
Patent number: 8637984Abstract: A semiconductor device has a substrate having a first plurality of substrate bonding pads disposed on a bonding surface thereof. A plurality of semiconductor dice is disposed on the substrate. Each die of the plurality of dice has a first plurality of die bonding pads arranged along at least one first edge thereof. A plurality of bonding pillars extends substantially vertically from the substrate bonding pads. Each bonding pillar electrically connects one of the first plurality of substrate bonding pads to a corresponding one of the first plurality of die bonding pads. A method of assembling a semiconductor device is also described.Type: GrantFiled: April 18, 2011Date of Patent: January 28, 2014Assignee: Mosaid Technologies IncorporatedInventor: Roland Schuetz
-
Publication number: 20140021598Abstract: In an embodiment, there is provided a packaging arrangement comprising a substrate; a multi-memory die coupled to the substrate, wherein the multi-memory die comprises multiple individual memory dies, and each of the multiple individual memory dies is defined as an individual memory die within a wafer of semiconductor material during production of memory dies, and the multi-memory die is created by singulating the wafer of semiconductor material into memory dies, where at least one of the memory dies is the multi-memory die that includes the multiple individual memory dies that are still physically connected together; and a semiconductor die coupled to the multi-memory die and the substrate, wherein the semiconductor die is configured as a system on a chip, wherein at least one of the multi-memory die and the semiconductor die is attached to the substrate.Type: ApplicationFiled: July 22, 2013Publication date: January 23, 2014Applicant: Marvell World Trade Ltd.Inventor: Sehat Sutardja
-
Publication number: 20140021640Abstract: A method and arrangement are disclosed for electrically connecting a contact of a first substrate to a contact of a second substrate, whereby the first substrate is positioned relative the second substrate. The method includes providing the first substrate with its contact facing towards the second substrate, providing the second substrate with its contact facing away from the first substrate, bonding a bonding medium to the contact of the first substrate, bonding the bonding medium to the first substrate thereby forming a loop, electrically connecting the contact of the second substrate to the bonding medium, and providing the second substrate with the contact on a nose or tongue extending from an edge of the second substrate. The first substrate can be positioned below the second substrate, with a contact of the first substrate connected to a contact of the second substrate.Type: ApplicationFiled: July 9, 2013Publication date: January 23, 2014Inventors: Gontran PÂQUES, Dominik Trüssel, Waldemar Groot, Stefan Ellenbroek, David Hajas
-
Publication number: 20140024175Abstract: In a first aspect of the present invention, a method for manufacturing a flip chip package is provided comprising the steps of a) providing a chip having electrically conductive pads on an active surface thereof, b) coating at least a portion the chip with a protectant composition comprising a polymerizable component comprising a thermosetting epoxy resin, at least 50 weight percent of a substantially transparent filler having a coefficient of thermal expansion of less than 10 ppm/° C., a photoinitator, and a solvent carrier, wherein the protectant composition comprises a thixotropic index of less than 1.Type: ApplicationFiled: September 24, 2013Publication date: January 23, 2014Applicant: LORD CORPORATIONInventor: Russell A. STAPLETON
-
Patent number: 8633059Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base carrier; providing a first integrated circuit having a first integrated circuit inactive side and a first integrated circuit active side; coupling a second integrated circuit, having a second integrated circuit inactive side and a second integrated circuit active side, to the first integrated circuit in an active-to-active configuration; attaching the first integrated circuit over the base carrier; attaching a redistribution structure over the first integrated circuit; and forming a base encapsulation over the redistribution structure, the base encapsulation having a recess partially exposing the redistribution structure.Type: GrantFiled: May 11, 2011Date of Patent: January 21, 2014Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Reza Argenty Pagaila
-
Patent number: 8633061Abstract: A package structure includes a metal sheet having perforations; a semiconductor chip having an active surface and an opposite inactive surface, wherein the active surface has electrode pads thereon, conductive bumps are disposed on the electrode pads, the semiconductor chip is combined with the metal sheet via the inactive surface thereof, a protective buffer layer is formed on the active surface to cover the conductive bumps, and the perforations are arranged around a periphery of the inactive surface of the semiconductor chip; an encapsulant formed on the metal sheet and in the perforations, for encapsulating the semiconductor chip and exposing the protective buffer layer; and a circuit fan-out layer formed on the encapsulant and the protective buffer layer and having conductive vias penetrating the protective buffer layer and electrically connecting to the conductive bumps. A method of fabricating the package structure and a package-on-package device including the package structure are also provided.Type: GrantFiled: July 23, 2013Date of Patent: January 21, 2014Assignee: Unimicron Technology CorporationInventors: Tzyy-Jang Tseng, Dyi-Chung Hu, Yu-Shan Hu
-
Patent number: 8633597Abstract: In a multi-module integrated circuit package having a package substrate and package contacts, a die is embedded in the package substrate with thermal vias that couple hotspots on the embedded die to some of the package contacts.Type: GrantFiled: March 1, 2010Date of Patent: January 21, 2014Assignee: QUALCOMM IncorporatedInventors: Fifin Sweeney, Milind P. Shah, Mario Francisco Velez, Damion B. Gastelum
-
Patent number: 8633601Abstract: The various embodiments of the present invention provide fine pitch, chip-to-substrate interconnect assemblies, as well as methods of making and using the assemblies. The assemblies generally include a semiconductor having a die pad and a bump disposed thereon and a substrate having a substrate pad disposed thereon. The bump is configured to electrically interconnect at least a portion of the semiconductor with at least a portion of the substrate when the bump is contacted with the substrate pad. In addition, when the bump is contacted to the substrate pad, at least a portion of the bump and at least a portion of the substrate pad are deformed so as to create a non-metallurgical bond therebetween.Type: GrantFiled: July 13, 2010Date of Patent: January 21, 2014Assignee: Georgia Tech Research CorporationInventors: Nitesh Kumbhat, Abhishek Choudhury, Venkatesh V. Sundaram, Rao R. Tummala
-
Publication number: 20140017852Abstract: A method for flip chip stacking includes forming a cavity wafer comprising a plurality of cavities and a pair of corner guides, placing a through-silicon-via (TSV) interposer with solder bumps coupled to a surface of the TSV interposer on the cavity wafer, such that the solder bumps are situated in the plurality of cavities and the TSV interposer is situated between the pair of corner guides, placing an integrated circuit (IC) die on another surface of the TSV interposer, such that the IC die, the TSV interposer, and the solder bumps form a stacked interposer unit, removing the stacked interposer unit from the cavity wafer, and bonding the solder bumps of the stacked interposer unit to an organic substrate such that the stacked interposer unit and the organic substrate form a flip chip.Type: ApplicationFiled: July 12, 2012Publication date: January 16, 2014Applicant: Xilinx, IncInventors: Woon-Seong Kwon, Suresh Ramalingam
-
Patent number: 8629565Abstract: A thin wafer protection device includes a wafer having a plurality of semiconductor chips. The wafer has a first side and an opposite second side. A plurality of dies is over the first side of the wafer, and at least one of the plurality of dies is bonded to at least one of the plurality of semiconductor chips. A wafer carrier is over the second side of the wafer. An encapsulating layer is over the first side of the wafer and the plurality of dies, and the encapsulating layer has a planar top surface. An adhesive tape is over the planar top surface of the encapsulating layer.Type: GrantFiled: March 13, 2012Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ku-Feng Yang, Weng-Jin Wu, Wen-Chih Chiou, Tsung-Ding Wang
-
Patent number: 8629542Abstract: A Three-Dimensional Structure (3DS) Memory allows for physical separation of the memory circuits and the control logic circuit onto different layers such that each layer may be separately optimized. One control logic circuit suffices for several memory circuits, reducing cost. Fabrication of 3DS memory involves thinning of the memory circuit to less than 50 ?m in thickness and bonding the circuit to a circuit stack while still in wafer substrate form. Fine-grain high density inter-layer vertical bus connections are used. The 3DS memory manufacturing method enables several performance and physical size efficiencies, and is implemented with established semiconductor processing techniques.Type: GrantFiled: March 17, 2009Date of Patent: January 14, 2014Inventor: Glenn J. Leedy
-
Patent number: 8629557Abstract: Structures and methods for detecting solder wetting of pedestal sidewalls. The structure includes a semiconductor wafer having an array of integrated circuit chips, each of the integrated circuit chips having an array of chip pedestals having respective chip solder columns on top of the chip pedestals, the pedestals spaced apart a first distance in a first direction and a spaced apart second distance in second direction perpendicular to the first direction; and at least one monitor structure disposed in different regions of the wafer from the integrated circuit chips, the monitor structure comprising at least a first pedestal and a first solder column on a top surface of the first pedestal and a second pedestal and a second solder column on a top surface of the second pedestal, the first and the second pedestals spaced apart a third distance, the third distance less than the first and the second distances.Type: GrantFiled: March 8, 2012Date of Patent: January 14, 2014Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8629473Abstract: The disclosed semiconductor light-emitting element is configured from layering an n-type semiconductor layer, a light-emitting layer, and a p-type semiconductor layer (160); and a first electrode (200), which is the cathode, is formed on the p-type semiconductor layer (160). Also, between the p-type semiconductor layer (160) and a reflecting layer (220b), the first electrode (200) is provided with a crystalline first transparent electrode layer (210) and a non-crystalline second transparent electrode layer (220a). The crystalline first transparent electrode layer (210) increases adhesion with the p-type semiconductor layer (160), and the non-crystalline second transparent electrode layer (220a) suppresses delamination of the reflecting layer (220b). Also, the first transparent electrode layer (210) and the second transparent electrode layer (220a) transmit light emitted from the light-emitting layer and suppress degradation of reflective characteristics.Type: GrantFiled: July 26, 2010Date of Patent: January 14, 2014Assignee: Toyoda Gosei Co., Ltd.Inventors: Takehiko Okabe, Kyousuke Masuya
-
Patent number: 8627559Abstract: A method for manufacturing a Micro-Electro-Mechanical System pressure sensor, including forming a gauge wafer including a diaphragm and a pedestal region. The method includes forming an electrical insulation layer disposed on a second surface of the diaphragm region and forming a plurality of sensing elements patterned on the electrical insulation layer disposed on the second surface in the diaphragm region, forming a cap wafer with a central recess in an inner surface and a plurality of through-wafer embedded vias made of an electrically conductive material in the cap wafer, creating a sealed cavity by coupling the inner recessed surface of the cap wafer to the gauge wafer, such that electrical connections from the sensing elements come out to an outer surface of the cap wafer through the vias, and attaching a spacer wafer with a central aperture to the pedestal region with the central aperture aligned to the diaphragm region.Type: GrantFiled: September 14, 2012Date of Patent: January 14, 2014Assignee: S3C, Inc.Inventors: James Tjanmeng Suminto, Mohammad Yunus
-
Patent number: 8629043Abstract: A method includes performing a dicing on a composite wafer including a plurality of dies, wherein the composite wafer is bonded on a carrier when the step of dicing is performed. After the step of dicing, the composite wafer is mounted onto a tape. The carrier is then de-bonded from the composite wafer and the first tape.Type: GrantFiled: November 16, 2011Date of Patent: January 14, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung Yu Wang, Jui-Pin Hung, Chih-Hao Chen, Chun-Hsing Su, Yi-Chao Mao, Kung-Chen Yeh, Yi-Lin Tsai, Ying-Tz Hung, Chin-Fu Kao, Shih-Yi Syu, Chin-Chuan Chang, Hsien-Wen Liu, Long Hua Lee
-
Patent number: 8629556Abstract: The semiconductor device 1 includes a substrate 3, a semiconductor chip 4 mounted on the substrate 3, the substrate 3, a bump 5 connecting the substrate 3 and the semiconductor chip 4, and an underfill 6 filling in around the bump 5. In the case of a bump 5 composed of a high-melting-point solder having a melting point of 230° C. or more, the underfill 6 is composed of a resin material having an elastic modulus in the range of 30 MPa to 3000 MPa. In the case of a bump 5 composed of a lead-free solder, the underfill 6 is composed of a resin material having an elastic modulus in the range of 150 MPa to 800 MPa. An insulating layer 311 of buildup layers 31 of the substrate 3 has a linear expansion coefficient of 35 ppm/° C. or less in the in-plane direction of the substrate at temperatures in the range of 25° C. to the glass transition temperature.Type: GrantFiled: April 20, 2007Date of Patent: January 14, 2014Assignee: Sumitomo Bakelite Co., Ltd.Inventors: Mitsuo Sugino, Takeshi Hosomi, Masahiro Wada, Masataka Arai
-
Patent number: 8623708Abstract: A method of manufacture of an integrated circuit packaging system includes providing a lead-frame having an inner portion and a bottom cover directly on a bottom surface of the inner portion; forming an insulation cover directly on the lead-frame with the insulation cover having a connection opening; connecting an integrated circuit die to the lead-frame through the connection opening with the integrated circuit die over the insulation cover; forming a top encapsulation directly on the insulation cover; forming a routing layer having a conductive land directly on the bottom cover by shaping the lead-frame; and forming a bottom encapsulation directly on the conductive land with the bottom cover exposed from the bottom encapsulation.Type: GrantFiled: July 5, 2012Date of Patent: January 7, 2014Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8624377Abstract: A first chip is mounted on a substrate and includes a plurality of bump pads located on an active surface of the first chip. A wire bonds a first bump pad to the substrate. An intermediate layer is disposed on a portion of the active surface of the first chip, and a via within the intermediate layer extends to a second bump pad. A second chip is disposed on the intermediate layer, and wherein the second chip includes a third bump pad located on an active surface of the second chip and aligned with the via formed in the intermediate layer. A corresponding bump is disposed on one or more of the second bump pad and the third bump pad, and within the via, wherein the corresponding bump electrically connects the second bump pad with the third bump pad.Type: GrantFiled: February 8, 2013Date of Patent: January 7, 2014Assignee: Marvell World Trade Ltd.Inventors: Shiann-Ming Liou, Albert Wu
-
Patent number: 8624402Abstract: A mock bump system includes providing a flip chip integrated circuit having an edge and forming a mock bump near the edge.Type: GrantFiled: March 26, 2008Date of Patent: January 7, 2014Assignee: STATS Chippac LtdInventors: YoungMin Kim, BaeYong Kim, HyunChul Kang
-
Publication number: 20140001654Abstract: The present invention aims to provide an adhesive film that enables manufacturing of a high quality semiconductor device with good yield ratio, a method of manufacturing a semiconductor device using the same, and a semiconductor device obtained by the manufacturing method. This object is achieved by an adhesive film for embedding a first semiconductor element fixed to an adherend and fixing a second semiconductor element that is different from the first semiconductor element to the adherend, wherein the adhesive film has a thickness T that is larger than a thickness T1 of the first semiconductor element, and the adherend and the first semiconductor element are connected by wire bonding and a difference between the thickness T and the thickness T1 is 40 ?m or more and 260 ?m or less, or the adherend and the first semiconductor element are connected by flip-chip bonding and a difference between the thickness T and the thickness T1 is 10 ?m or more and 200 ?m or less.Type: ApplicationFiled: June 27, 2013Publication date: January 2, 2014Inventors: Yuichiro Shishido, Sadahito Misumi, Kenji Onishi
-
Patent number: 8617923Abstract: A semiconductor device manufacturing method is provided. First and second semiconductor chips are prepared, including first and second electrodes on first and second surfaces respectively. The second semiconductor chip includes a third electrode on a third surface opposite to the second surface. The third electrode overlaps the second electrode. The second surface includes an electrode-free region that is free of any electrode. A sealing resin is applied on the first surface of the first semiconductor chip. A second surface of the first semiconductor chip is held by a bonding tool including a pressing surface and a supporting-portion projected from the pressing surface. The pressing surface is made into contact with the second electrode. The supporting-portion is arranged at a position facing the electrode-free region. The second semiconductor chip is stacked over the first semiconductor chip by the bonding tool to electrically connect the third electrode to the first electrode.Type: GrantFiled: April 3, 2012Date of Patent: December 31, 2013Assignee: Elpida Memory, Inc.Inventor: Tadashi Koyanagi
-
Patent number: 8617927Abstract: A method and apparatus for mounting microelectronic chips to a thermal heat sink. The chips are arranged in a desired configuration with their active faces all facing a common direction and with their active faces defining a common planar surface for all of said chips. A metallic material is applied to the chip, preferably by electroplating to backsides of the chips, the metallic material being electro-formed thereon and making void-free contact with the backsides of the chips.Type: GrantFiled: November 29, 2011Date of Patent: December 31, 2013Assignee: HRL Laboratories, LLCInventors: Alexandros D. Margomenos, Miroslav Micovic
-
Patent number: 8618671Abstract: A semiconductor package onto which a plurality of passive elements is mounted. A substrate includes a first surface and a second surface. A semiconductor chip is on one of the first surface and the second surface of the substrate. A plurality of passive elements are on the substrate. The plurality of passive elements include a plurality of first passive elements and a plurality of second passive elements that are taller than the plurality of first passive elements. The plurality of first passive elements are on at least one of the first surface and the second surface, and at least two of the plurality of second passive elements are on the second surface.Type: GrantFiled: October 14, 2010Date of Patent: December 31, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Heung-kyu Kwon, Hyung-Jun Lim, Byeong-yeon Cho
-
Patent number: 8618648Abstract: A cavity wafer for flip chip stacking includes an electrostatic (ESC) chuck wafer with a plurality of cavities, and a bonding layer on a surface of the ESC chuck wafer. The bonding layer is configured to receive a through-silicon-via (TSV) interposer with solder bumps. The plurality of cavities are configured to receive the solder bumps at the TSV interposer. The bonding layer is configured to receive an electrostatic bias for bonding the ESC chuck wafer to the TSV interposer with the solder bumps.Type: GrantFiled: July 12, 2012Date of Patent: December 31, 2013Assignee: Xilinx, Inc.Inventors: Woon-Seong Kwon, Suresh Ramalingam
-
Patent number: 8618673Abstract: A package structure includes a substrate, a first die and at least one second die. The substrate includes a first pair of parallel edges and a second pair of parallel edges. The first die is mounted over the substrate. The first die includes a third pair of parallel edges and a fourth pair of parallel edges, wherein the third pair of parallel edges and the fourth pair of parallel edges are not parallel to the first pair of parallel edges and the second pair of parallel edges, respectively. The at least one second die is mounted over the first die.Type: GrantFiled: July 2, 2012Date of Patent: December 31, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Benson Liu, Hsien-Wei Chen, Shin-Puu Jeng, Hao-Yi Tsai
-
Patent number: 8617922Abstract: A method of manufacturing a semiconductor device includes the steps of forming a plurality of first integrated circuits on the surface side of a first semiconductor substrate; forming a plurality of second integrated circuits in a semiconductor layer that is formed on a release layer provided on a second semiconductor substrate; bonding the two semiconductor substrates so that electrically bonding portions are bonded to each other to form a bonded structure; separating the second semiconductor substrate from the bonded structure at the release layer to transfer, to the first semiconductor substrate, the semiconductor layer in which the plurality of second integrated circuits are formed; and dicing the first semiconductor substrate to obtain stacked chips each including the first integrated circuit and the second integrated circuit.Type: GrantFiled: April 2, 2010Date of Patent: December 31, 2013Assignee: Canon Kabushiki KaishaInventors: Kiyofumi Sakaguchi, Takao Yonehara, Nobuo Kawase, Kenji Nakagawa
-
Patent number: 8618645Abstract: A package process is provided. An adhesive layer is disposed on a carrier board and then plural first semiconductor devices are disposed on the adhesive layer. A first molding compound formed on the carrier board covers the sidewalls of the first semiconductor devices and fills the gaps between the first semiconductor devices so as to form a chip array board constructed by the first semiconductor devices and the first molding compound. Next, plural second semiconductor devices are flip-chip bonded to the first semiconductor devices respectively. Then, a second molding compound formed on the chip array board at least covers the sidewalls of the second semiconductor devices and fills the gaps between the second semiconductor devices. Subsequently, the chip array board is separated from the adhesive layer. Then, the first and the second molding compound are cut along the gaps between the second semiconductor devices.Type: GrantFiled: February 24, 2010Date of Patent: December 31, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Chih Shen, Jen-Chuan Chen, Tommy Pan
-
Publication number: 20130341805Abstract: A stackable microelectronic package includes a first microelectronic die attached to and electrically connecting with a first substrate. A second microelectronic die is attached to the first die on one side, and to a second substrate on the other side. Electrical connections are made between the first die and the first substrate, between the second die and the second substrate, and between the first and second substrates, e.g., via wire bonding. The electrical connecting elements are advantageously encased in a molding compound. Exposed contacts on the first and/or second substrates, not covered by the molding compound, provide for electrical connections between the package, and another package stacked onto the package. The package may avoid coplanarity factors, can be manufactured using existing equipment, allows for intermediate testing, and can also offer a thinner package height.Type: ApplicationFiled: August 27, 2013Publication date: December 26, 2013Applicant: Micron Technology, Inc.Inventors: Seng Kim Dalson Ye, Chin Hui Chong
-
Publication number: 20130344627Abstract: A method of fabricating a wafer level package includes preparing a wafer including a plurality of first semiconductor chips, mounting a plurality of second semiconductor chips on the wafer, disposing the wafer on a lower mold and disposing an upper mold so as to surround edges of a top surface of the wafer, dispensing a molding member on the wafer, and pressurizing the molding member by using a plunger so as to fabricate a wafer level package in which a top surface of each of the plurality of second semiconductor chips is exposed.Type: ApplicationFiled: June 19, 2013Publication date: December 26, 2013Applicant: Samsung Electronics Co., Ltd.Inventors: Sang-won Kim, Jong-youn Kim, Eun-kyoung Choi, Sang-uk Han, Ji-seok Hong
-
Publication number: 20130344654Abstract: The invention relates to a process for flip-chip connection of an electronic component (D) to a substrate (B), characterized in that it comprises producing at least one interconnect pad (PC) by etching a thick conductive film and bonding it, by means of at least one conductive adhesive, between a receiving pad or area of said electronic component and a receiving pad or area (PAS) of said substrate.Type: ApplicationFiled: March 6, 2012Publication date: December 26, 2013Applicants: 3D Plus, Commissariat A L'Energie Atomique Et Aux Energies AlternativesInventors: Olivier Limousin, Fabrice Soufflet
-
Patent number: 8614514Abstract: Standard ribbon bonds are utilized as clamp-like mechanical fasteners to attach an IC die in a “flip-chip” orientation to a support structure (e.g., a package base substrate or printed circuit board). Electrical connections between the support structure and the IC die are achieved by curved micro-springs that extend through an air-gap region separating the upper structure surface and the active surface of the IC die. The micro-springs have an anchor portion fixedly attached to one of the support structure and the IC die, and a free (tip) end that is in nonattached contact with an associated contact pad disposed on the other of the support structure and the IC die. Once the IC die is placed on the support structure, the ribbon bonds are formed between the support structure and the IC die using conventional wedge bonder, but the ribbon bonds connected to the non-active surface of the IC die.Type: GrantFiled: March 13, 2013Date of Patent: December 24, 2013Assignee: Palo Alto Research Center IncorporatedInventors: Vernon Powers, Eugene M. Chow
-
Publication number: 20130334681Abstract: A semiconductor package structure includes a first substrate, a second substrate and an encapsulant. The first substrate comprises a plurality of first bumps and a plurality of first solder layers. Each of the first solder layers is formed on each of the first bumps and comprises a cone-shaped slot having an inner surface. The second substrate comprises a plurality of second bumps and a plurality of second solder layers. Each of the second solder layers is formed on each of the second bumps and comprises an outer surface. Each of the second solder layers is a cone-shaped body. The second solder layer couples to the first solder layer and is accommodated within the first solder layer. The inner surface of the cone-shaped slot contacts with the outer surface of the second solder layer. The encapsulant is formed between the first substrate and the second substrate.Type: ApplicationFiled: June 18, 2012Publication date: December 19, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chin-Tang Hsieh, Chih-Ming Kuo, Chia-Jung Tu, Shih-Chieh Chang, Chih-Hsien Ni, Lung-Hua Ho, Chaun-Yu Wu, Kung-An Lin
-
Patent number: 8610145Abstract: A light emitting apparatus 10 includes an aluminum nitride co-fired substrate 11 and a light emitting device 12 arranged on a front surface of the co-fired substrate, in which the front surface of the aluminum nitride substrate 11 bearing the light emitting device 12 is mirror-polished so as to have a surface roughness of 0.3 ?m Ra or less, and the light emitting apparatus 10 further includes a vapor-deposited metal film 14 and via holes 15. The vapor-deposited metal film 14 is arranged on the front surface of the aluminum nitride substrate 11 around the light emitting device 12 and has a reflectivity of 90% or more with respect to light emitted from the light emitting device 12. The via holes 15 penetrates the aluminum nitride substrate 11 from the front surface bearing the light emitting device 12 to the rear surface to thereby allow conduction to the light emitting device 12 from the rear surface.Type: GrantFiled: September 29, 2004Date of Patent: December 17, 2013Assignees: Kabushiki Kaisha Toshiba, Toshiba Materials Co., Ltd.Inventor: Keiichi Yano
-
Patent number: 8609463Abstract: An integrated circuit package system that includes: providing a first package including a first package first device and a first package second device both adjacent a first package substrate; and mounting and electrically interconnecting a second package over an electrical interconnect array formed on a substrate of the first package second device.Type: GrantFiled: March 16, 2007Date of Patent: December 17, 2013Assignee: Stats Chippac Ltd.Inventors: WonJun Ko, SeungYun Ahn, DongSoo Moon
-
Publication number: 20130328217Abstract: An object of the present invention is to provide a method of marking a semiconductor element with which a semiconductor device can be manufactured effectively even in the case of marking every semiconductor element, and a method of manufacturing the semiconductor device. The present invention relates to a method of marking a semiconductor element, wherein marking is performed on a semiconductor element that is inserted in a pocket of a carrier that can be wound up in a reel state. The present invention relates to a method of manufacturing a semiconductor device comprising: a step 1 of inserting a semiconductor element in a pocket of a carrier that can be wound up in a reel state; and a step 2 of marking the semiconductor element that is inserted in the pocket.Type: ApplicationFiled: June 5, 2013Publication date: December 12, 2013Inventors: Naohide TAKAMOTO, Goji SHIGA
-
Patent number: 8603862Abstract: Copper (Cu)-to-Cu bonding techniques are provided. In one aspect, a bonding method is provided. The method includes the following steps. A first bonding structure is provided having at least one copper pad embedded in a first insulator and at least one via in the first insulator over the copper pad, wherein the via has tapered sidewalls. A second bonding structure is provided having at least one copper stud embedded in a second insulator, wherein a portion of the copper stud is exposed for bonding and has a domed shape. The first bonding structure is bonded to the second bonding structure by way of a copper-to-copper bonding between the copper pad and the copper stud, wherein the via and the copper stud fit together like a lock-and-key. A bonded structure is also provided.Type: GrantFiled: May 14, 2010Date of Patent: December 10, 2013Assignee: International Business Machines CorporationInventors: Kuan-Neng Chen, Fei Liu
-
Patent number: 8604622Abstract: A method for fabricating a device, a semiconductor chip package, and a semiconductor chip assembly is disclosed. One embodiment includes applying at least one semiconductor chip on a first form element. At least one element is applied on a second form element. A material is applied on the at least one semiconductor chip and on the at least one element.Type: GrantFiled: June 13, 2012Date of Patent: December 10, 2013Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Markus Brunnbauer, Jens Pohl
-
Patent number: 8604624Abstract: A flip chip interconnection system includes: providing a conductive lead coated with a protective coating; forming a groove through the protective coating to the conductive lead for controlling solder position on a portion of the conductive lead; and attaching a flip chip having a solderable conductive interconnect to the portion of the conductive lead.Type: GrantFiled: March 19, 2008Date of Patent: December 10, 2013Assignee: Stats Chippac Ltd.Inventors: Oh Han Kim, Kyung Moon Kim
-
Patent number: 8603861Abstract: Embodiments of the present disclosure provide an apparatus including a semiconductor die having a plurality of integrated circuit devices, a pad structure electrically coupled to at least one integrated circuit device of the plurality of integrated circuit devices via an interconnect layer, an electrically insulative layer disposed on the interconnect layer, a first shielding structure disposed in the electrically insulative layer and electrically coupled to the pad structure, an under-ball metallization (UBM) structure electrically coupled to the first shielding structure, and a solder bump electrically coupled to the UBM structure, the solder bump comprising a solder bump material capable of emitting alpha particles, wherein the first shielding structure is positioned between the solder bump and the plurality of integrated circuit devices to shield the plurality of integrated circuit devices from the alpha particles. Other embodiments may be described and/or claimed.Type: GrantFiled: February 4, 2013Date of Patent: December 10, 2013Assignee: Marvell World Trade Ltd.Inventors: Nelson Tam, Albert Wu, Chien-Chuan Wei
-
Publication number: 20130323883Abstract: A method includes forming an opening extending from a top surface of a silicon substrate into the silicon substrate to a predetermined depth. The method further includes forming an insulation structure on the silicon substrate along the sidewalls and the bottom of the opening and forming a conductive layer on the insulation structure to fill the opening. A first interface between the insulation structure and the silicon substrate has an interface roughness with a peak-to-valley height less than 5 nm, and a second interface between the insulation structure and the conductive layer has an interface roughness with a peak-to-valley height less than 5 nm.Type: ApplicationFiled: August 6, 2013Publication date: December 5, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua YU, Wen-Chih CHIOU, Ebin LIAO, Tsang-Jiuh WU
-
Publication number: 20130321082Abstract: A semiconductor apparatus that includes two types of transistors is disclosed. The first semiconductor chip includes the first semiconductor device of a type of GaAs-HEMT, while, the second semiconductor chip includes the second semiconductor device of another type of GaN-HEMT. The second semiconductor device is formed in a SiC substrate, and the first semiconductor chip is mounted in an inactive region of the SiC substrate.Type: ApplicationFiled: May 29, 2013Publication date: December 5, 2013Inventor: Fumio YAMADA
-
Publication number: 20130320518Abstract: A wafer-level package and a method of manufacturing the same. The wafer-level package includes a first semiconductor chip on an upper side of which an active surface facing downward is disposed, a redistribution formed on the active surface of the first semiconductor chip, a second semiconductor chip disposed on the redistribution using a flip-chip bonding (FCP) technique, a copper (Cu) post and a first solder ball sequentially disposed on the redistribution, a molding member formed on the active surface of the first semiconductor chip to expose a bottom surface of the first solder ball and an inactive surface of the second semiconductor chip, and a second solder ball disposed on the first solder ball and electrically connected to an external apparatus.Type: ApplicationFiled: January 30, 2013Publication date: December 5, 2013Applicant: STS Semiconductor & Telecommunications Co., Ltd.Inventor: STS Semiconductor & Telecommunications Co., Ltd.
-
Publication number: 20130320534Abstract: A system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least two package layers on the first functional surface of the packaging substrate, wherein each package layer is formed by subsequently forming a mounting layer, a sealant layer, and a wiring layer. Further, the method includes forming a top sealant layer and planting connection balls on the second functional surface of the packaging substrate.Type: ApplicationFiled: March 22, 2012Publication date: December 5, 2013Inventors: Yujuan Tao, Lei Shi, Honghui Wang
-
Publication number: 20130320533Abstract: A 3D system-level packaging method includes providing a packaging substrate having a first functional surface and a second surface with wiring arrangement within the packaging substrate and between the first functional surface and the second surface. The method also includes forming at least one flip package layer on the first functional surface of the packaging substrate and forming at least one wiring and package layer on the flip package layer. The flip package layer is formed by subsequently forming a flip mounting layer, an underfill, a sealant layer, and a wiring layer; and the wiring and package layer is formed by subsequently forming a straight mounting layer, a sealant layer, and a wiring layer. Further, the method includes planting connection balls on the second functional surface of the packaging substrate.Type: ApplicationFiled: March 22, 2012Publication date: December 5, 2013Inventors: Yujuan Tao, Lei Shi
-
Patent number: 8597986Abstract: An assembly has at least one integrated circuit (IC) die fixed in a medium. The assembly has a redistribution layer over the IC die. The redistribution layer has conductors connecting first pads on active faces of the IC die to second pads at an exposed surface of the assembly. A die unit is provided over the IC die. The die unit has a bottom die interconnected to a package substrate. Respective portions of the redistribution layer corresponding to each of the at least one IC die partially underlie the bottom die, and extend beyond the bottom die. The package substrate has contacts connected to the ones of the second pads corresponding to the at least one IC die.Type: GrantFiled: September 1, 2011Date of Patent: December 3, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Ding Wang, Chien-Hsiun Lee
-
Patent number: 8597984Abstract: A method of manufacturing a modular semiconductor subassembly: providing at least one semiconductor subassembly having a modular sidewall element of modular dimensions and a semiconductor substrate base element coupled to the modular sidewall element that has at least one semiconductor element with a layout sized to be accommodated by modular dimensions of the modular sidewall element. If a modular package protective cover is to be used: providing the modular package protective cover configured to accommodate the semiconductor subassembly in accordance with a modular design; securing the semiconductor subassembly in the modular package protective cover to create a modular package assembly; and mounting the modular package assembly to a core, with a base side of the semiconductor substrate base element in contact with the core; otherwise: mounting the at semiconductor subassembly to the core, with the base side of the semiconductor substrate base element in contact with the core.Type: GrantFiled: February 28, 2012Date of Patent: December 3, 2013Assignee: STMicroelectronics, Inc.Inventor: Craig J. Rotay
-
Patent number: 8597964Abstract: A method for manufacturing a plurality of holders each being for an LED package structure includes steps: providing a base, pluralities of through holes being defined in the base to divide the base into a plurality of basic units; etching the base to form a dam at an upper surface of each of the basic units of the base; forming a first electrical portion and a second electrical portion on each basic unit of the base, the first electrical portion and the second electrical portion being separated and insulated from each other by the dam; providing a plurality of reflective cups each on a corresponding basic unit of the base, each of the reflective cups surrounding the corresponding dam; and cutting the base into the plurality of basic units along the through holes to form the plurality of holders.Type: GrantFiled: April 11, 2012Date of Patent: December 3, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Chih-Hsun Ke, Ming-Ta Tsai, Chao-Hsiung Chang
-
Patent number: 8598718Abstract: A three-dimensional multichip module includes a first integrated circuit chip having at least one first high-temperature functional area and one first low-temperature functional area, and at least one second integrated circuit chip having a second high-temperature functional area and a second low-temperature functional area. The second high-temperature functional area is arranged opposite the first low-temperature functional area. As an alternative, at least one low-temperature chip having only one low-temperature functional area can also be arranged between the first and second chips.Type: GrantFiled: August 16, 2012Date of Patent: December 3, 2013Assignee: Infineon Technologies AGInventor: Hans-Joachim Barth
-
Publication number: 20130313699Abstract: A fan-out high-density packaging method includes providing a packaging substrate, forming a stripping film on the packaging substrate, and forming a first protection layer on the stripping film and pre-designed photolithography pattern openings on the first protection layer. The method also includes forming a metal redistribution layer on the surface of the first protection layer and in the photolithography pattern openings, forming a second protection layer on the first protection layer and partially exposing the metal redistribution layer, and forming at least one package layer on the second protection layer. Each of at least one package layer includes a straight mounting layer, a sealant layer, and a wiring layer formed in sequence, and the package layer connects the metal redistribution layer through the wiring layer.Type: ApplicationFiled: March 22, 2012Publication date: November 28, 2013Inventors: Yujuan Tao, Lei Shi
-
Publication number: 20130313696Abstract: A power semiconductor package and a method of method of manufacturing the same are disclosed, where the power semiconductor package includes a lead frame, a first die, a second die and a single connecting strip. The lead frame includes a voltage plate, a grounding plate, an output plate, a first gate plate and a second gate plate. The first die is disposed on the voltage plate, and a high side transistor within the first die is connected to the first gate plate. The second die is disposed on the grounding plate, and a low side transistor within the second die is connected to the second gate plate. The connecting strip is disposed on the first and second dies and the output plate and electrically connects to a source of the high side transistor and a drain of the low side transistor.Type: ApplicationFiled: November 22, 2012Publication date: November 28, 2013Applicant: NIKO SEMICONDUCTOR CO., LTD.Inventors: Chih-Cheng HSIEH, Chung-Ming LENG