Flip-chip-type Assembly Patents (Class 438/108)
-
Publication number: 20140226297Abstract: A method of manufacturing a connection structure which includes a wiring substrate, a first electronic component that is flip-chip mounted on the front surface thereof, and a second electronic component that is flip-chip mounted on the rear surface. The method includes the steps of: temporarily mounting the first electronic component on the front surface of the wiring substrate with a first adhesive film disposed therebetween; temporarily mounting the second electronic component on the rear surface of the wiring substrate with a second adhesive film disposed therebetween, placing, on a pressure bonding receiving base, the wiring substrate on which the first electronic component and the second electronic component are temporarily mounted; and mounting the first electronic component and the second electronic component at a time onto the respective front and rear surfaces of the wiring substrate.Type: ApplicationFiled: April 2, 2012Publication date: August 14, 2014Applicant: DEXERIALS CORPORATIONInventor: Ryoji Kojima
-
Patent number: 8802496Abstract: Disclosed is a substrate for a semiconductor package in which leakage of radiation noise from a gap between a semiconductor element and a mounting substrate can be prevented. The substrate for the semiconductor package includes a coplanar waveguide including a signal and ground electrodes on the mounting substrate, the signal electrode flip-chip connected to the semiconductor element, the ground electrodes arranged on both sides of the signal electrode with intervals therebetween. A step part is formed in the ground electrodes in an outer circumferential part of a mounting region of the semiconductor element, the step part having a larger distance between upper surfaces of the mounting substrate and the ground electrode in the outer circumferential part of the mounting region than such distance in the mounting region, and an insulator for covering the signal electrode in the outer circumferential part of the mounting region is formed.Type: GrantFiled: August 5, 2013Date of Patent: August 12, 2014Assignee: NEC CorporationInventors: Akinobu Shibuya, Akira Ouchi
-
Patent number: 8802504Abstract: Embodiments of the present disclosure include a semiconductor device and methods of forming a semiconductor device. An embodiment is a method of forming a semiconductor device, the method comprising forming a conductive pad in a first substrate, forming an interconnecting structure over the conductive pad and the first substrate, the interconnecting structure comprising a plurality of metal layers disposed in a plurality of dielectric layers, bonding a die to a first side of the interconnecting structure, and etching the first substrate from a second side of the interconnecting structure, the etching exposing a portion of the conductive pad.Type: GrantFiled: July 10, 2013Date of Patent: August 12, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shang-Yun Hou, Sao-Ling Chiu, Ping-Kang Huang, Wen Hsin Wei, Wen-Chih Chiou, Shin-Puu Jeng, Bruce C. S. Chou
-
Publication number: 20140217595Abstract: In a provided mounting structure, an electronic component such as a semiconductor chip having a fragile film is mounted on a substrate such as a circuit board with higher connection reliability. A junction that connects an electrode terminal (4) of an electronic component (1) and an electrode terminal (5) of a substrate (2) contains an alloy (8) and a metal (9) having a lower modulus of elasticity than the alloy (8). The junction has a cross section structure in which the alloy (8) is surrounded by the metal (9) having the lower modulus of elasticity.Type: ApplicationFiled: August 8, 2012Publication date: August 7, 2014Applicant: PANASONIC CORPORATIONInventors: Daisuke Sakurai, Kazuya Usirokawa, Kiyomi Hagihara
-
Publication number: 20140220737Abstract: A method of forming a hybridized device comprising forming a first microelectronic component provided, on a surface, with metal balls, and a second microelectronic component provided, on a surface, with connection elements corresponding to said metal balls, and hybridizing the first and second components to attach the metal balls of the first component to the connection elements of the second component. The manufacturing of the second microelectronic component comprises forming a substrate provided with cavities at the locations provided for the connection elements, and forming resistive elements made of fusible metal respectively suspended above the cavities. The hybridizing of the first and second components comprises transferring the first component onto the second component to have the metal balls rest on the suspended resistive elements, and circulating an electric current through the resistive elements to melt said elements.Type: ApplicationFiled: March 11, 2014Publication date: August 7, 2014Applicant: Commissariat A L'Energie Atomique Et Aux Energies AlternativesInventor: Abdelkader ALIANE
-
Publication number: 20140217581Abstract: An electronic component includes a plurality of electrodes provided in a rectangular or substantially rectangular box-shaped area on an upper surface of a substrate, an electronic component element mounted on the substrate by flip-chip bonding, and an identification mark. The identification mark is provided between a first electrode, which is arranged along one side of the rectangular or substantially rectangular box-shaped area, and a second electrode, which is adjacent to the first electrode along the one side, of the plurality of electrodes provided on the upper surface of the substrate, and is located on or outside a line connecting the outer side edges of the first and second electrodes.Type: ApplicationFiled: April 9, 2014Publication date: August 7, 2014Applicant: MURATA MANUFACTURING CO., LTD.Inventors: Hijiri SUMII, Manabu NAKAHORI
-
Patent number: 8796049Abstract: Methods and systems to method to determine an adhesion force of an underfill material to a chip assembled in a flip-chip module are provided. A method includes forming a flip-chip module including a chip connected to a substrate with a layer of underfill material adhered to the chip and the substrate. The method also includes forming a block from the layer of underfill material. The method further includes measuring a force required to shear the block from a surface of the flip-chip module.Type: GrantFiled: July 30, 2012Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Maxime Cadotte, Marie-Claude Paquet, Julien Sylvestre
-
Patent number: 8796075Abstract: Methods for applying an underfill with vacuum assistance. The method may include dispensing the underfill onto a substrate proximate to at least one exterior edge of an electronic device attached to the substrate. A space between the electronic device and the substrate is evacuated through at least one gap in the underfill. The method further includes heating the underfill to cause the underfill to flow into the space. Because a vacuum condition is supplied in the open portion of the space before flow is initiated, the incidence of underfill voiding is lowered.Type: GrantFiled: July 13, 2012Date of Patent: August 5, 2014Assignee: Nordson CorporationInventors: Alec Babiarz, Horatio Quinones, Thomas L. Ratledge
-
Patent number: 8796823Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: GrantFiled: November 13, 2012Date of Patent: August 5, 2014Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Kazumi Hara
-
Publication number: 20140210107Abstract: A top package used in a PoP (package-on-package) package includes two memory die stacked with a redistribution layer (RDL) between the die. The first memory die is encapsulated in an encapsulant and coupled to a top surface of the RDL. A second memory die is coupled to a bottom surface of the RDL. The second memory die is coupled to the RDL with either a capillary underfill material or a non-conductive paste. The RDL includes routing between each of the memory die and one or more terminals coupled to the RDL on a periphery of the die.Type: ApplicationFiled: January 29, 2013Publication date: July 31, 2014Applicant: Apple Inc.Inventor: Jun Zhai
-
Publication number: 20140210080Abstract: A method of forming a PoP device comprises placing an adhesive layer on a carrier substrate, coupling a plurality of chip packages to the adhesive layer on the carrier substrate, placing a bonding layer on the chip packages, and coupling a plurality of chips to the bonding layer on the chip packages. The method further comprises injecting a molding compound to encapsulate the chip packages and the chips on the carrier substrate, grinding the molding compound to expose a plurality of connecting elements of the chips and a plurality of second connecting elements of the chip packages, forming a redistribution layer (RDL) on the molding compound and the exposed connecting elements and second connecting elements, forming a ball grid array (BGA) on the RDL, and de-bonding the carrier substrate.Type: ApplicationFiled: January 29, 2013Publication date: July 31, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Chuan Chang, Jing-Cheng Lin, Nai-Wei Liu, Wan-Ting Shih
-
Patent number: 8791562Abstract: A stack package usable in a three-dimensional (3D) system-in-package (SIP) includes a first semiconductor chip, a second semiconductor chip, and a supporter. The first semiconductor chip includes a through silicon via (TSV), and the second semiconductor chip is stacked on the first semiconductor chip and is electrically connected to the first semiconductor chip through the TSV of the first semiconductor chip. The supporter is attached onto the first semiconductor chip so as to be spaced apart from an edge of the second semiconductor chip.Type: GrantFiled: July 15, 2011Date of Patent: July 29, 2014Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Chung-sun Lee, Jung-Hwan Kim, Yun-hyeok Im, Ji-hwan Hwang, Hyon-chol Kim, Kwang-chul Choi, Eun-kyoung Choi, Tae-hong Min
-
Patent number: 8790963Abstract: A light emitting diode array includes a first light emitting diode having a first electrode and a second light emitting diode having a second electrode. The first and second light emitting diodes are separated. A first polymer layer is positioned between the light emitting diodes. An interconnect located at least partially on the first polymer layer connects the first electrode to the second electrode. A permanent substrate is coupled to the light emitting diodes. The permanent substrate is coupled to the side of the light emitting diodes opposite the interconnect. A second polymer layer at least partially encapsulates the side of the light emitting diodes with the interconnect.Type: GrantFiled: November 2, 2011Date of Patent: July 29, 2014Assignees: Phostek, Inc., NCKU Research and Development FoundationInventors: Ray-Hua Horng, Heng Liu, Yi-An Lu
-
Patent number: 8791532Abstract: The sensor assembly comprises a substrate (1), such as a flexible printed circuit board, and a sensor chip (2) flip-chip mounted to the substrate (1), with a first side (3) of the sensor chip (2) facing the substrate (1). A sensing area (4) and contact pads (5) are integrated on the first side (3) of the sensor chip (2) and located in a chamber (17) between the substrate (1) and the sensor chip (2). Chamber (17) is bordered along at least two sides by a dam (16). Underfill (18) and/or solder flux is arranged between the sensor chip (2) and the substrate (1), and the dam (16) prevents the underfill from entering the chamber (17). An opening (19) extends from the chamber to the environment and is located between the substrate (1) and the sensor chip (2) or extends through the sensor chip (2).Type: GrantFiled: November 18, 2009Date of Patent: July 29, 2014Assignee: Sensirion AGInventors: Markus Graf, Werner Hunziker, Franziska Brem, Felix Mayer
-
Publication number: 20140206141Abstract: Embodiments provide a method comprising providing a multi-memory die that comprises multiple individual memory dies. Each of the individual memory dies is defined as an individual memory die within a wafer of semiconductor material during production of memory dies. The multi-memory die is created by singulating the wafer of semiconductor material into memory dies where at least one of the memory dies is a multi-memory die that includes multiple individual memory dies that are still physically connected together. The method further comprises coupling a semiconductor die to the multi-memory die.Type: ApplicationFiled: March 18, 2014Publication date: July 24, 2014Applicant: Marvell World Trade LTD.Inventor: Sehat Sutardja
-
Publication number: 20140206142Abstract: An electronic package includes a flip-chip component having a first die coupled to a flip-chip substrate, second die stacked on the first die, an encapsulation compound formed around the first die and the second die, a set of through encapsulant vias (TEVs) providing a set of electrical connections from a first side of the electronic package to a second side of the electronic package through the encapsulation compound to the flip-chip substrate, and a redistribution layer electrically connecting a set of contacts on the second die to the set of TEVs on the first side of the electronic package.Type: ApplicationFiled: March 26, 2014Publication date: July 24, 2014Inventor: Thorsten Meyer
-
Patent number: 8785251Abstract: A semiconductor device has a semiconductor die mounted over a surface of a substrate. A mold underfill dispensing needle has a width substantially equal to a width of the semiconductor die. The dispensing needle is placed in fluid communication with a side of the semiconductor die. A mold underfill is deposited from an outlet of the dispensing needle evenly across a width of the semiconductor die into an area between the semiconductor die and substrate without motion of the dispensing needle. The dispensing needle has a shank and the outlet in a T-configuration. The dispensing needle can have a plurality of pole portions between a shank and the outlet. The dispensing needle has a plate between a shank and the outlet. The outlet has an upper edge with a length substantially equal to or greater than a length of a lower edge of the outlet.Type: GrantFiled: September 9, 2013Date of Patent: July 22, 2014Assignee: STATS ChipPAC, Ltd.Inventors: SooMoon Park, ByoungWook Jang, DongSoo Moon
-
Patent number: 8786104Abstract: A three-dimensional multichip module includes a first integrated circuit chip having at least one first high-temperature functional area and one first low-temperature functional area, and at least one second integrated circuit chip having a second high-temperature functional area and a second low-temperature functional area. The second high-temperature functional area is arranged opposite the first low-temperature functional area. As an alternative, at least one low-temperature chip having only one low-temperature functional area can also be arranged between the first and second chips.Type: GrantFiled: October 31, 2013Date of Patent: July 22, 2014Assignee: Infineon Technologies AGInventor: Hans-Joachim Barth
-
Patent number: 8786105Abstract: A semiconductor device is described having at least one semiconductor chip, the chip having an active area on a top side thereof, the active area formed at least in part of low-k material, said low-k material defining a low-k subarea of said active area; an embedding material, in which said at least one semiconductor chip is embedded, at least part of the embedding material forming a coplanar area with said active area; at least one contact area within the low-k subarea; a redistribution layer on the coplanar area, the redistribution layer connected to said contact areas; at least one first-level interconnect, located outside said low-k subarea, the first-level interconnect electrically connected to at least one of said contact areas via the redistribution layer.Type: GrantFiled: January 11, 2013Date of Patent: July 22, 2014Assignee: Intel Mobile Communications GmbHInventors: Thorsten Meyer, Sven Albers, Christian Geissler, Andreas Wolter, Markus Brunnbauer, David O'Sullivan, Frank Zudock, Jan Proschwitz
-
Patent number: 8785245Abstract: A method of manufacturing a stack type semiconductor package is provided. A lower semiconductor package including a circuit board on which a semiconductor chip and electrode pads are formed is provided. A plurality of metal pins are adhered and fixed to the electrode pads of the circuit board of the lower semiconductor package, respectively. An upper semiconductor package is vertically stacked on the lower semiconductor package via the metal pins.Type: GrantFiled: June 23, 2011Date of Patent: July 22, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Woo-jae Kim
-
Publication number: 20140197534Abstract: A flip chip mounting board includes a substrate having a top surface and a plurality of generally parallel, longitudinally extending, laterally spaced apart bond fingers are formed on the top surface. Each of the plurality of bond fingers has a first longitudinal end portion and a second longitudinal end portion. A first strip of laterally extending solder resist material overlies the first longitudinal end portions of the bond fingers. The first strip has an edge wall with a plurality of longitudinally projecting tooth portions separated by gaps with a longitudinally extending tooth portion being aligned with every other one of the bond fingers. Adjacent bond fingers have first end portions covered by different longitudinal lengths of solder resist material.Type: ApplicationFiled: January 16, 2013Publication date: July 17, 2014Applicant: Texas Instruments IncorporatedInventors: Raymond Maldan Partosa, Jesus Bajo Bautista, JR., James Raymond Baello, Roxanna Bauzon Samson
-
Publication number: 20140197548Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a lead-frame having a metal connector mounted thereon and having a peripheral mounting region; forming an insulation cover on the lead-frame and on the metal connector; connecting an integrated circuit die over the insulation cover; forming a top encapsulation on the integrated circuit die with the peripheral mounting region exposed from the top encapsulation; forming a routing layer, having a conductive land, from the lead-frame; and forming a bottom encapsulation partially encapsulating the routing layer and the insulation cover.Type: ApplicationFiled: January 11, 2013Publication date: July 17, 2014Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8779586Abstract: The present invention provides a die bond film for adhering, onto a semiconductor element that is electrically connected to an adherend with a bonding wire, another semiconductor element and that enables loading of the other semiconductor element and improvement in the manufacturing yield of a semiconductor device by preventing deformation and cutting of the bonding wire, and a dicing die bond film. The die bond film of the present invention is a die bond film for adhering, onto a semiconductor element that is electrically connected to an adherend with a bonding wire, another semiconductor element, in which at least a first adhesive layer that enables a portion of the bonding wire to pass through inside thereof by burying the portion upon press bonding and a second adhesive layer that prevents the other semiconductor element from contacting with the bonding wire are laminated.Type: GrantFiled: February 28, 2011Date of Patent: July 15, 2014Assignee: Nitto Denko CorporationInventors: Kenji Oonishi, Miki Hayashi, Kouichi Inoue, Yuichiro Shishido
-
Patent number: 8779570Abstract: A stackable integrated circuit package system including mounting an integrated circuit device over a package carrier, mounting a stiffener over the package carrier and mounting a mountable package carrier over the stiffener with a vertical gap between the integrated circuit device and the mountable package carrier.Type: GrantFiled: March 19, 2008Date of Patent: July 15, 2014Assignee: STATS ChipPAC Ltd.Inventors: Seong Bo Shim, TaeWoo Kang, Yong Hee Kang
-
Patent number: 8780600Abstract: Systems and methods are provided for stacked semiconductor memory devices. The stacked semiconductor memory devices can include a nonvolatile memory controller, a number of nonvolatile memory dies arranged in a stacked configuration, and a package substrate. The memory controller and the memory dies can be coupled to each other with vias that extend through the package substrate. A vertical interconnect process may be used to electrically connect the nonvolatile memory dies to each other, as well as other system components. The memory controller may be flip-chip bonded to external circuitry, such as another semiconductor device or a printed circuit board.Type: GrantFiled: December 7, 2011Date of Patent: July 15, 2014Assignee: Apple Inc.Inventors: Anthony Fai, Nicholas C. Seroff
-
Patent number: 8779598Abstract: Embodiments described herein provide a method of manufacturing integrated circuit (IC) devices. The method includes coupling a first surface of a first intermediate substrate to a first surface of a second intermediate substrate, forming a first plurality of patterned metal layers on a second surface of the first intermediate substrate to form a first substrate and a second plurality of patterned metal layers on a second surface of the second intermediate substrate to form a second substrate, and separating the first and second substrates. Each of the first substrate and the second substrate is configured to facilitate electrical interconnection between a respective IC die and a respective printed circuit board (PCB).Type: GrantFiled: June 28, 2011Date of Patent: July 15, 2014Assignee: Broadcom CorporationInventors: Fan Yeung, Raymond (Kwok Cheung) Tsang, Edward Law
-
Publication number: 20140193952Abstract: Methods for assembling metal bump dies. In an embodiment, a method includes providing an integrated circuit die having a plurality of conductive terminals; depositing solder to form solder depositions on the conductive terminals; providing a substrate having a die attach region on a surface for receiving the integrated circuit die, the substrate having a plurality of conductive traces formed in the die attach region; aligning the integrated circuit die and the substrate and bringing the plurality of conductive terminals and the conductive traces into contact, so that the solder depositions physically contact the conductive traces; and selectively heating the integrated circuit die and the conductive terminals to a temperature sufficient to cause the solder depositions to melt and reflow, forming solder connections between the conductive traces on the substrate and the conductive terminals on the integrated circuit die. Various energy sources are disclosed for the selective heating.Type: ApplicationFiled: January 4, 2013Publication date: July 10, 2014Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiu-Jen Lin, Ai-Tee Ang, Yu-Jen Tseng, Yu-Peng Tsai, Ming-Da Cheng, Chung-Shi Liu
-
Patent number: 8775108Abstract: On-chip test architecture and design-for-testability methods for pre-bond testing of TSVs are provided. In accordance with certain embodiments of the invention, a die level wrapper is provided including gated scan flops connected to one end of each TSV. The gated scan flops include a scan flop structure and a gated output. The gated output is controlled by a signal to cause the output of the gated scan flop to either be in a “floated state” or take the value stored in the flip-flop portion of the gated scan flop. The gated output of the gated scan flop can be used to enable resistance and capacitance measurements of pre-bonded TSVs.Type: GrantFiled: June 29, 2011Date of Patent: July 8, 2014Assignee: Duke UniversityInventors: Krishnendu Chakrabarty, Brandon Noia
-
Patent number: 8773583Abstract: Disclosed herein is a semiconductor device including: a first semiconductor chip having an electronic circuit section and a first connecting section formed on one surface thereof; a second semiconductor chip having a second connecting section formed on one surface thereof, the second semiconductor chip being mounted on the first semiconductor chip with the first and the second connecting sections connected to each other by a bump; a dam formed to fill a gap between the first and the second semiconductor chips on a part of an outer edge of the second semiconductor chip, the part of the outer edge being on a side of a region of formation of the electronic circuit section; and an underfill resin layer filled into the gap, protrusion of the resin layer from the outer edge of the second semiconductor chip to a side of the electronic circuit section being prevented by the dam.Type: GrantFiled: April 14, 2011Date of Patent: July 8, 2014Assignee: Sony CorporationInventors: Satoru Wakiyama, Hiroshi Ozaki
-
Patent number: 8766425Abstract: Miniaturization and high-performance of a semiconductor device are promoted, which has a package on package (POP) structure in which a plurality of semiconductor packages is stacked in a multistage manner. A testing conductive pad for determining the quality of a conduction state of a microcomputer chip and a memory chip is arranged outside a conductive pad for external input/output and thereby the route of a wire that couples the microcomputer chip and the memory chip to the testing conductive pad is reduced in length. Further, the wire that couples the microcomputer chip and the memory chip to the testing conductive pad is coupled to a pad in the outer row among conductive pads in two rows to be coupled to the microcomputer chip.Type: GrantFiled: November 15, 2013Date of Patent: July 1, 2014Assignee: Renesas Electronics CorporationInventors: Toshikazu Ishikawa, Mikako Okada
-
Patent number: 8766418Abstract: A semiconductor device includes a first semiconductor chip; an extension formed at a side surface of the first semiconductor chip; a connection terminal formed on the first semiconductor chip; a re-distribution part formed over the first semiconductor chip and the extension and including an interconnect connected to the connection terminal and an insulating layer covering the interconnect; and an electrode formed above the extension on a surface of the re-distribution part and connected to the interconnect at an opening of the insulating layer. The electrode is mainly made of a material having an elastic modulus higher than that of the interconnect. The electrode includes a bonding region where the electrode is bonded to the interconnect at the opening, and an outer region closer to an end part of the extension. The interconnect is formed so as not to continuously extend to a position right below the outer region.Type: GrantFiled: January 9, 2014Date of Patent: July 1, 2014Assignee: Panasonic CorporationInventors: Teppei Iwase, Takashi Yui
-
Patent number: 8766734Abstract: The present invention provides a TSV-based oscillator WLP structure and a method for fabricating the same. The method of the present invention comprises steps: providing a silicon base having an oscillator unit disposed thereon; forming on the silicon base at least one package ring surrounding the oscillator unit; and disposing a silicon cap on the package ring to envelop the oscillator unit. The present invention adopts a cap and a base, which are made of the same material, to effectively overcome the problem of thermal stress occurring in a conventional sandwich package structure. Further, the present invention elaborately designs the wiring on the lower surface of the base to reduce the package size and decrease consumption of noble metals.Type: GrantFiled: June 22, 2012Date of Patent: July 1, 2014Assignee: TXC CorporationInventors: Chi-Chung Chang, Chih-Hung Chiu, Yen-Chi Chen, Kuan-Neng Chen, Jian-Yu Shih
-
Publication number: 20140177149Abstract: Embodiments of the present disclosure are directed to techniques and configurations for an integrated circuit (IC) package having an underfill layer with filler particles arranged in a generally random distribution pattern. In some embodiments, a generally random distribution pattern of filler particles may be obtained by reducing an electrostatic charge on one or more components of the IC package assembly, by applying a surface treatment to filler to reduce filler electrical charge, by applying an electric force against the filler particles of the underfill material in a direction opposite to a direction of gravitational force, by using an underfill material with a relatively low maximum filler particle size, and/or by snap curing the underfill layer at a relatively low temperature. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 20, 2012Publication date: June 26, 2014Inventors: Suriyakala Ramalingam, Manish Dubey, Hsin-Yu Li, Michelle S. Phen, Hitesh Arora, Nisha Ananthakrishnan, Yiqun Bai, Yonghao Xiu, Rajendra C. Dias
-
Publication number: 20140175676Abstract: A method for flip chip bonding a GaN device formed on a silicon substrate is described. The method includes providing a silicon substrate having a GaN device thereon, the GaN device comprising at least one gallium-nitride layer near the silicon substrate and remote from the silicon substrate a dielectric layer comprising at least one via configured to electrically contact the at least one gallium-nitride layer, forming a stiffener layer over the GaN device leaving the at least one via exposed, flip chip bonding the GaN device to a submount, wherein the stiffener layer physically contacts the submount and the submount is electrically connected to the at least gallium-nitride layer through the via, and completely removing the silicon substrate exposing the GaN device. Preferably, the material of the stiffener layer comprises silicon, such as silicon, silicon-germanium, or silicon-carbide.Type: ApplicationFiled: December 11, 2013Publication date: June 26, 2014Applicant: IMECInventors: Philippe Soussan, Melina Lofrano
-
Patent number: 8759154Abstract: A method for assembling die packages includes attaching contacts on a first side of a plurality of first die to substrate pads on a top surface of a composite carrier. The composite carrier includes a package substrate including at least one embedded metal layer having its bottom surface secured to a semiconductor wafer. The composite carrier minimizes effects of the CTE mismatch between the die and the package substrate during assembly reduces warpage of the die. After the attaching, the semiconductor wafer is removed from the package substrate. Electrically conductive connectors are attached to the bottom surface of the package substrate, and the package substrate is sawed to form a plurality of singulated die packages.Type: GrantFiled: September 25, 2012Date of Patent: June 24, 2014Assignee: Texas Instruments IncorporatedInventor: Margaret Simmons-Matthews
-
Patent number: 8759151Abstract: A fixture assembly and method of forming a chip assembly is provided. The fixture assembly includes a first plate having an opening sized to accommodate a chip mounted on a laminate. The fixture assembly further includes a second plate mated to the first plate by at least one mechanical fastening mechanism. The fixture assembly further includes a space defined by facing surfaces of the first plate and the second plate and confined by a raised stepped portion of at least one of the first plate and the second plate. The space is coincident with the opening. The space is sized and shaped such that the laminate is confined within the space and directly abuts the stepped portion and the facing surfaces of the first plate and the second plate to be confined in X, Y and Z directions.Type: GrantFiled: March 16, 2012Date of Patent: June 24, 2014Assignee: International Business Machines CorporationInventors: Thomas E. Lombardi, Donald Merte, Gregg B. Monjeau, David L. Questad, Son K. Tran
-
Patent number: 8759688Abstract: The invention intends to provide an electronic component mounting structure where the repairability and the impact resistance are combined. In an electronic component mounting structure, a plurality of solder balls disposed in plane between an electronic component and a substrate is melted to bond the electronic component and the substrate and a resin of which tensile elongation after the curing is in the range of 5 to 40% is filled in portions that are gaps between the electronic component and the substrate and correspond to at least four corners of the electronic component to reinforce. Since the reinforcement area is small, the repairability such as the easy removability of the resin and the reusability of the substrate are excellent, the resin itself is allowed to expand to the impact at the drop to play a role of reinforcing the bonding without breaking, and the impact resistance is excellent as well.Type: GrantFiled: September 21, 2007Date of Patent: June 24, 2014Assignee: Panasonic CorporationInventors: Seiichi Yoshinaga, Yoshiyuki Wada, Tadahiko Sakai
-
Patent number: 8759962Abstract: Various methods and apparatus for establishing thermal pathways for a semiconductor device are disclosed. In one aspect, a method of manufacturing is provided that includes providing a first semiconductor chip that has a substrate and a first active circuitry portion extending a first distance into the substrate. A barrier is formed in the first semiconductor chip that surrounds but is laterally separated from the first active circuitry portion and extends into the substrate a second distance greater than the first distance.Type: GrantFiled: October 27, 2012Date of Patent: June 24, 2014Assignee: Advanced Micro Devices, Inc.Inventor: Michael Z. Su
-
Patent number: 8758546Abstract: A buffer film for multi-chip packaging which does not cause out of alignment during multi-chip packaging and ensures favorable connection reliability has a structure in which a heat-resistant resin layer having a linear expansion coefficient of 80 ppm/° C. or less and a flexible resin layer made of a resin material having a Shore A hardness according to JIS K6253 of 10 to 80 are laminated. A multi-chip module can be produced by aligning a plurality of chip devices on a substrate through an adhesive to perform temporary adhesion, disposing the buffer film for multi-chip packaging between the chip devices and a bonding head so that the heat-resistant resin layer is on a chip device side, and connecting the plurality of chip devices with the substrate by applying heat and pressure to the chip devices toward the substrate with the bonding head.Type: GrantFiled: September 12, 2011Date of Patent: June 24, 2014Assignee: Dexerials CorporationInventors: Akira Ishigami, Shiyuki Kanisawa, Hidetsugu Namiki, Hideaki Umakoshi, Masaharu Aoki
-
Patent number: 8759157Abstract: A semiconductor device with efficient heat dissipating structures is disclosed. The semiconductor device includes a first semiconductor chip that is flip-chip mounted on a first substrate, a heat absorption portion that is formed between the first semiconductor chip and the first substrate, an outer connection portion that connects the first semiconductor chip to an external device and a heat conduction portion formed between the heat absorption portion and the outer connection portion to dissipate heat generated by the first semiconductor chip.Type: GrantFiled: August 13, 2013Date of Patent: June 24, 2014Assignee: Spansion LLCInventor: Masanori Onodera
-
Patent number: 8759957Abstract: A film for use in manufacturing a semiconductor device having at least one semiconductor element of the present invention is characterized by comprising: a base sheet having one surface; and a bonding layer provided on the one surface of the base sheet, the bonding layer being adapted to be bonded to the semiconductor element in the semiconductor device, the bonding layer being formed of a resin composition comprising a crosslinkable resin and a compound having flux activity. Further, it is preferred that in the film of the present invention, the semiconductor element is of a flip-chip type and has a functional surface, and the bonding layer is adapted to be bonded to the functional surface of the semiconductor element.Type: GrantFiled: February 6, 2009Date of Patent: June 24, 2014Assignee: Sumitomo Bakelite Company LimitedInventor: Takashi Hirano
-
Patent number: 8759972Abstract: A semiconductor device has a semiconductor die mounted to a substrate with a plurality of composite interconnects formed between interconnect sites on the substrate and bump pads on the die. The interconnect sites are part of traces formed on the substrate. The interconnect site has a width between 1.0 and 1.2 times a width of the trace. The composite interconnect is tapered. The composite interconnects have a fusible portion connected to the interconnect site and non-fusible portion connected to the bump pad. The non-fusible portion can be gold, copper, nickel, lead solder, or lead-tin alloy. The fusible portion can be tin, lead-free alloy, tin-silver alloy, tin-silver-copper alloy, tin-silver-indium alloy, eutectic solder, or other tin alloys with silver, copper, or lead. An underfill material is deposited between the semiconductor die and substrate. A finish such as Cu-OSP can be formed over the substrate.Type: GrantFiled: November 29, 2011Date of Patent: June 24, 2014Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Publication number: 20140170810Abstract: A method of manufacturing a semiconductor chip includes forming a masking member including an opening on a wiring substrate including a chip mounting region so as to align the opening with the chip mounting region, forming an uncured sealing resin on at least the chip mounting region of the wiring substrate, wherein a support film is formed on the uncured sealing resin, removing the support film from the uncured sealing resin, removing the masking member from the wiring substrate so that the uncured sealing resin remains on the chip mounting region, and flip-chip mounting a semiconductor chip onto the chip mounting region with the uncured sealing resin arranged in between. The uncured sealing resin has a higher temperature when removing the masking member than when removing the support film.Type: ApplicationFiled: December 16, 2013Publication date: June 19, 2014Applicant: Shinko Electric Industries Co., LTD.Inventors: Kiyoshi Oi, Yoshihiro Machida, Hiroyuki Saito, Yohei Igarashi
-
Publication number: 20140167234Abstract: An electronic chip package comprising at least one chip bonded to a routing layer of an interposer comprising a routing layer and a via post layer that is surrounded by a dielectric material comprising glass fibers in a polymer matrix, wherein the electronic chip package further comprises a second layer of a dielectric material encapsulating the at least one chip, the routing layer and the wires, and methods of fabricating such electronic chip packages.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicant: Zhuhai Advanced Chip Carriers & Electronic Substrate Technologies Co. Ltd.Inventor: Zhuhai Advanced Chip Carriers & Electronic Substrate Technologies Co. Ltd.
-
Publication number: 20140168014Abstract: An antenna apparatus comprises a semiconductor die comprising a plurality of active circuits, a molding layer formed over the semiconductor die, wherein the semiconductor die and the molding layer form a fan-out package, a first dielectric layer formed on a first side of the semiconductor die over the molding compound layer, a first redistribution layer formed in the first dielectric layer and an antenna structure formed above the semiconductor die and coupled to the plurality of active circuits through the first redistribution layer.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Lai Wei Chih, Monsen Liu, En-Hsiang Yeh, Chuei-Tang Wang, Chen-Hua Yu
-
Publication number: 20140170811Abstract: A method of fabricating a microelectronic device structure including increased thermal dissipation capabilities. The structure including a three-dimensional (3D) integrated chip assembly that is flip chip bonded to a substrate. The chip assembly including a device substrate including an active device disposed thereon. A cap layer is physically bonded to the device substrate to at least partially define a hermetic seal about the active device. The microelectronic device structure provides a plurality of heat dissipation paths therethrough to dissipate heat generated therein.Type: ApplicationFiled: February 21, 2014Publication date: June 19, 2014Applicant: General Electric CompanyInventors: Kaustubh Ravindra Nagarkar, Christopher Fred Keimel
-
Patent number: 8753957Abstract: This invention relates to a method for producing solar cells, and photovoltaic panels thereof. The method for producing solar panels comprises employing a number of semiconductor wafers and/or semiconductor sheets of films prefabricated to prepare them for back side metallization, which are placed and attached adjacent to each other and with their front side facing downwards onto the back side of the front glass, before subsequent processing that includes depositing at least one metal layer covering the entire front glass including the back side of the attached wafers/sheets of films. The metallic layer is then patterned/divided into electrically isolated contacts for each solar cell and into interconnections between adjacent solar cells.Type: GrantFiled: April 2, 2009Date of Patent: June 17, 2014Assignee: Rec Solar Pte. Ltd.Inventors: Martin Nese, Erik Sauar, Andreas Bentzen, Paul Alan Basore
-
Patent number: 8754534Abstract: A memory card has a wiring board, four memory chips stacked on a main surface of the wiring board, and a controller chip and an interposer mounted on a surface of the memory chip of the uppermost layer. The memory chips are stacked on the surface of the wiring board so that their long sides are directed in the same direction as that of the long side of the wiring board. The memory chip of the lowermost layer is mounted on the wiring board in a dislocated manner by a predetermined distance in a direction toward a front end of the memory card so as not to overlap the pads of the wiring board. The three memory chips stacked on the memory chip of the lowermost layer are disposed so that their short sides on which pads are formed are located at the front end of the memory card.Type: GrantFiled: November 9, 2012Date of Patent: June 17, 2014Assignee: Renesas Electronics CorporationInventors: Minoru Shinohara, Makoto Araki, Michiaki Sugiyama
-
Publication number: 20140159254Abstract: The present invention provides a dicing tape-integrated film for semiconductor back surface, which includes: a dicing tape including a base material and a pressure-sensitive adhesive layer provided on the base material; and a film for flip chip type semiconductor back surface provided on the pressure-sensitive adhesive layer, in which a peel force (temperature: 23° C., peeling angle: 180°, tensile rate: 300 mm/min) between the pressure-sensitive adhesive layer of the dicing tape and the film for flip chip type semiconductor back surface is from 0.05 N/20 mm to 1.5 N/20 mm.Type: ApplicationFiled: February 18, 2014Publication date: June 12, 2014Applicant: NITTO DENKO CORPORATIONInventors: Naohide TAKAMOTO, Takeshi MATSUMURA, Goji SHIGA
-
Publication number: 20140162404Abstract: Provided is a method for packaging a low-k chip, comprising: attaching onto a carrier wafer a layer of temporary strippable film; arranging inversely a chip (2-1) onto the carrier wafer via the temporary strippable film; attaching thin film layer I (2-4) onto the carrier wafer for packaging; bonding a support wafer (2-5) onto the thin film layer I (2-4) and solidifying; forming a reconstructed wafer consisting of the chip (2-1), thin film layer I (2-4), and the support wafer; detaching the reconstructed wafer from the carrier wafer; completing a rewired metal wiring (2-6) on thin film layer I (2-4); forming a metal column (2-7) at an end of the rewired metal wiring (2-6); attaching thin film layer II (2-8) onto a surface of the metal column (2-7), packaging, and solidifying; coating a metal layer (2-9) on the top of the metal column (2-7), forming BGA solder balls (2-10) on the metal layer (2-9) by means of printing or ball planting; and finally slicing into individual BGA packages the reconstructed wafer havType: ApplicationFiled: October 21, 2011Publication date: June 12, 2014Applicant: JIANGYIN CHANGDIAN ADVANCED PACKAGING CO., LTDInventors: Li Zhang, Zhiming Lai, Dong Chen, Jinhui Chen