Utilizing A Coating To Perfect The Dicing Patents (Class 438/114)
-
Patent number: 7829440Abstract: A method for the separation of multiple dies during semiconductor fabrication is described. On an upper surface of a semiconductor wafer containing multiple dies, a seed metal layer may be used to grow hard metal layers above it for handling. Metal may be plated above these metal layers everywhere except where a block of stop electroplating (EP) material exists. The stop EP material may be obliterated, and a barrier layer may be formed above the entire remaining structure. The substrate may be removed, and the individual dies may have any desired bonding pads and/or patterned circuitry added to the semiconductor surface. The remerged hard metal after laser cutting and heating should be strong enough for handling. Tape may be added to the wafer, and a breaker may be used to break the dies apart. The resulting structure may be flipped over, and the tape may be expanded to separate the individual dies.Type: GrantFiled: August 7, 2007Date of Patent: November 9, 2010Assignee: SemiLEDS Optoelectronics Co. Ltd.Inventors: Jiunn-Yi Chu, Chao-Chen Cheng, Chen-Fu Chu, Trung Tri Doan
-
Patent number: 7824964Abstract: A package structure for an optoelectronic device. The package structure comprises a device chip reversely disposed on a first substrate, which comprises a second substrate and a first dielectric layer between the first and second substrates. The first dielectric layer comprises a pad formed in a corner of the first dielectric layer non-overlapping the second substrate, such that the surface and sidewall of the pad are exposed. A metal layer is formed directly on the exposed surface of the pad and covers the second substrate. A protective layer covers the metal layer, having an opening to expose a portion of the metal layer on the second substrate. A solder ball is disposed in the opening, electrically connecting to the metal layer. The invention also discloses a method for fabricating the same.Type: GrantFiled: March 27, 2009Date of Patent: November 2, 2010Assignee: VisEra Technologies Company LimitedInventors: Kai-Chih Wang, Fang-Chang Liu
-
Patent number: 7824965Abstract: Flip chip ball grid array semiconductor devices and methods for fabricating the same. In one example, a near chip scale method of semiconductor die packaging may comprise adhering the die to a substrate in a flip chip configuration, coating the die with a first polymer layer, selectively removing the first polymer layer to provide at least one opening to expose a portion of the die, and depositing a first metal layer over the first polymer layer, the first metal layer at least partially filling the at least one opening to provide an electrical contact to the die, and including a portion that substantially surrounds the die in a plane of an upper surface of the first metal layer to provide an electromagnetic shield around the die.Type: GrantFiled: October 25, 2007Date of Patent: November 2, 2010Assignee: Skyworks Solutions, Inc.Inventors: David J. Fryklund, Alfred H. Carl, Brian P. Murphy
-
Patent number: 7824941Abstract: The invention describes a method for producing a light-emitting-diode (LED) light source, particularly comprising mixed-color LEDs, wherein at least a portion of primary radiation emitted by a chip is transformed by luminescence conversion. Said chip comprises a front-side (i.e., the side facing in the direction of radiation) electrical contact to whose surface a luminescence conversion material is applied in the form of a thin layer. Prior to coating, the front-side electrical contact is raised by the application of an electrically conductive material to the electrical contact surface. The method enables specific color coordinates to be adjusted selectively by monitoring the color coordinates (IEC chromaticity diagram) and thinning the layer of luminescence conversion material. In addition, the method is suited in particular for simultaneously producing a plurality of LED light sources from a multiplicity of similar chips in a wafer composite.Type: GrantFiled: April 10, 2009Date of Patent: November 2, 2010Assignee: OSRAM Opto Semiconductors GmbHInventors: Bert Braune, Herbert Brunner
-
Patent number: 7824945Abstract: A method for making micro-electromechanical system devices includes: (a) forming a sacrificial layer on a device wafer; (b) forming a plurality of loop-shaped through-holes in the sacrificial layer so as to form the sacrificial layer into a plurality of enclosed portions; (c) forming a plurality of cover caps on the sacrificial layer such that the cover caps respectively enclose the enclosed portions of the sacrificial layer; (d) forming a device through-hole in each of active units of the device wafer so as to form an active part suspended in each of the active units; and (e) removing the enclosed portions of the sacrificial layer through the device through-holes in the active units of the device wafer.Type: GrantFiled: October 2, 2008Date of Patent: November 2, 2010Assignee: Asia Pacific Microsystems, Inc.Inventors: Tso-Chi Chang, Mingching Wu
-
Patent number: 7816182Abstract: A multichip integrated circuit apparatus includes first and second integrated circuit die mounted on opposite sides of a leadframe die paddle, with at least one of the integrated circuit die extending further toward the leads than does the die paddle. With this arrangement, the active circuit areas of both integrated circuit die can face in the same direction, and can be wire bonded to the same surfaces of the leads. This avoids wire bonding complications that are often encountered in multichip integrated circuit package designs.Type: GrantFiled: November 30, 2004Date of Patent: October 19, 2010Assignee: STMicroelectronics Asia Pacific Pte. Ltd.Inventors: Kum-Weng Loo, Chek-Lim Kho
-
Patent number: 7816184Abstract: A micromachine device processing method for dividing a functional wafer, which has micromachine devices formed in a plurality of regions demarcated by streets formed in a lattice pattern on a face of the functional wafer, along the streets into the individual micromachine devices, each micromachine device having a moving portion and an electrode, comprising: a cap wafer groove forming step of forming dividing grooves, which have a depth corresponding to a finished thickness of a cap wafer for protecting the face of the functional wafer, along regions in one surface of the cap wafer which correspond to areas of the electrodes of the micromachine devices; a cap wafer joining step of joining the one surface of the cap wafer subjected to the cap wafer groove forming step to the face of the functional wafer at peripheries of the moving portions; a cap wafer grinding step of grinding the other surface of the cap wafer joined to the face of the functional wafer to expose the dividing grooves to the outside; and a cuType: GrantFiled: October 9, 2008Date of Patent: October 19, 2010Assignee: Disco CorporationInventor: Kazuma Sekiya
-
Publication number: 20100261314Abstract: The present invention has been made and an object thereof is to provide a thermosetting die-bonding film which can remarkably reduce working hours at the time of die bonding of a semiconductor chip, and a dicing die-bonding film including the thermosetting die-bonding film and a dicing film layered to each other. The present invention relates to a thermosetting die-bonding film used to produce a semiconductor device, comprising a thermosetting catalyst in a non-crystalline state in an amount within a range from 0.2 to 1 part by weight based on 100 parts by weight of an organic component in the film.Type: ApplicationFiled: April 7, 2010Publication date: October 14, 2010Inventors: Naohide Takamoto, Yuuichirou Shishido
-
Patent number: 7811903Abstract: Methods for thinning a bumped semiconductor wafer, as well as methods for producing flip-chips of very thin profiles, are disclosed. According to the methods of the present invention, a mold compound is interspersed between conductive bumps on the active face of a wafer to provide support and protection for the wafer structure both during and after a process of removing the wafer's inactive back side silicon surface. The mold compound also serves to preserve the integrity of the conductively bumped aspects of the wafer during subsequent processing and may, after the wafer is diced, act as all or part of an underfill material for flip-chip applications.Type: GrantFiled: October 25, 2007Date of Patent: October 12, 2010Assignee: Micron Technology, Inc.Inventors: Ford B. Grigg, Timothy L. Jackson
-
Patent number: 7811859Abstract: A method of forming a semiconductor package with smooth edges, and a semiconductor package formed thereby is disclosed. In embodiments, after encapsulation, the semiconductor packages may be at least partially singulated from the panel by making one or more cuts through the panel to define one or more edges of the semiconductor package. The one or more edges may be smoothed by applying a laminate to the edges. The edges receiving the laminate may include any edge between a top and bottom surface of the package.Type: GrantFiled: September 28, 2007Date of Patent: October 12, 2010Assignee: SanDisk CorporationInventors: Ong King Hoo, Java Zhu, Ning Ye, Hem Takiar
-
Patent number: 7807498Abstract: A substrate for fixing an integrated circuit (IC) element comprises: a substrate for fixing an integrated circuit element includes: a plurality of metal posts that are aligned in a longitudinal direction and a lateral direction in plan view, each of the plurality of metal posts having a first surface and a second surface facing an opposite direction to the first surface, the plurality of metal posts being configured identically; and a joining section that joins each of the plurality of metal posts together at a portion of each of the plurality of metal posts between the first surface and the second surface.Type: GrantFiled: July 10, 2008Date of Patent: October 5, 2010Assignee: Seiko Epson CorporationInventors: Masanobu Shoji, Toru Fujita
-
Patent number: 7807508Abstract: A method is provided for fabricating a unit including a semiconductor element such as a sensor unit, e.g., for optical imaging. A semiconductor element has plurality of conductive features exposed at the front surface and semiconductive or conductive material exposed at at least one of the front and rear surfaces. At least some of the conductive features are insulated from the exposed semiconductive or conductive material. By electrodeposition, an insulative layer is formed to overlie the at least one of exposed semiconductive material or conductive material. Subsequently, a plurality of conductive contacts and a plurality of conductive traces are formed overlying the electrodeposited insulative layer, the conductive traces connecting the conductive features to the conductive contacts on the rear surface. The unit can be incorporated in a camera module having an optical element in registration with an imaging area of the semiconductor element.Type: GrantFiled: April 25, 2007Date of Patent: October 5, 2010Assignee: Tessera Technologies Hungary Kft.Inventors: Vage Oganesian, Andrey Grinman, Charles Rosenstein, Felix Hazanovich, David Ovrutsky, Avi Dayan, Yulia Aksenton, Ilya Hecht
-
Publication number: 20100244284Abstract: A method for thin wafer handling and processing is provided. In one embodiment, the method comprises providing a wafer having a plurality of semiconductor chips, the wafer having a first side and a second side. A plurality of dies are attached to the first side of the wafer, at least one of the dies are bonded to at least one of the plurality of semiconductor chips. A wafer carrier is provided, wherein the wafer carrier is attached to the second side of the wafer. The first side of the wafer and the plurality of dies are encapsulated with a planar support layer. A first adhesion tape is attached to the planar support layer. The wafer carrier is then removed from the wafer and the wafer is diced into individual semiconductor packages.Type: ApplicationFiled: March 25, 2010Publication date: September 30, 2010Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ku-Feng YANG, Weng-Jin WU, Wen-Chih CHIOU, Tsung-Ding WANG
-
Patent number: 7803660Abstract: In the method of manufacturing a semiconductor device that semiconductor chips are mounted facing-up on the printed wiring board on which a protective insulation film is formed by means of a film-like resist and a plurality of the semiconductor chips are collectively molded by a transfer mold technology, when transfer molding is performed, among the adsorption face of the printed wiring board and the lower die to make adsorb the printed wiring board, the through holes reaching the exterior space of the lower die from the vicinity of the end portion opposing the gate to pour mold resin of a mold cavity are formed as many as possible in order to prevent a short circuit and an open circuit by big deformation of a bonding wire connecting an electrode of the semiconductor chip and an conductor pattern of the printed wiring board.Type: GrantFiled: December 9, 2008Date of Patent: September 28, 2010Assignee: Renesas Electronics CorporationInventors: Fumio Murakami, Kenichi Imura, Makoto Araki
-
Patent number: 7799612Abstract: Methods and systems of applying a plurality of pieces of die attach film to a plurality of singulated dice are provided. The method can involve making intervals between rows and columns of a plurality of pieces of die attach film. The interval can be made by expanding an underlaid expandable film on which the plurality of pieces of die attach film are placed or by removing portions of the die attach film between rows and columns of the plurality of pieces of die attach film. The method can further involve placing a plurality of singulated dice back side down on the plurality of pieces of die attach film.Type: GrantFiled: June 25, 2007Date of Patent: September 21, 2010Assignee: Spansion LLCInventors: Sally Foong, Tan Kiah Ling, Kee Cheng Sim, Wong Kwet Nam, Yue Ho Foong
-
Publication number: 20100233856Abstract: A method for manufacturing a semiconductor apparatus includes: forming a protrusion made of a conductor on each of the electrodes provided on a semiconductor wafer top face side of a plurality of semiconductor devices formed in a semiconductor wafer; making a trench in the top face between the plurality of semiconductor devices; filling an insulator into a gap between the protrusions and into the trench to form a sealing member; grinding a bottom face of the semiconductor wafer opposing the top face until the sealing member being exposed to divide the semiconductor wafer into each of the semiconductor devices; forming a first lead made of a conductor on each of the protrusions, the first lead forming a portion of a first external electrode; forming a conductive material layer directly to form a second lead on the bottom face of the plurality of semiconductor devices, the second lead forming the second external electrode; and cutting the sealing member between the plurality of semiconductor devices to separateType: ApplicationFiled: January 27, 2010Publication date: September 16, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takao NOGI, Tomoyuki Kitani, Akira Tojo, Kentaro Suga
-
Patent number: 7790506Abstract: A semiconductor device having a rectangular exterior appearance includes a substrate for arranging an integrated circuit on the surface thereof, at least one rewire electrically connected to the integrated circuit via at least one pad electrode, at least one electrode terminal formed on the rewire, and a resin layer for completely sealing the substrate including the rewire such that the electrode terminal be exposed to the exterior. Slopes are formed at the corners between the backside and the side faces of the resin layer; and other slopes are further formed at the corners between the surface and the side faces of the resin layer. Thus, it is possible to reliably prevent the semiconductor device sealed with the resin layer from chipping or peeling irrespective of an impact occurring at the corners of the resin layer.Type: GrantFiled: December 11, 2007Date of Patent: September 7, 2010Assignee: Yamaha CorporationInventor: Yoshio Fukuda
-
Patent number: 7781310Abstract: In one embodiment, semiconductor die are singulated from a semiconductor wafer by etching openings completely through the semiconductor wafer.Type: GrantFiled: August 7, 2007Date of Patent: August 24, 2010Assignee: Semiconductor Components Industries, LLCInventor: Gordon M. Grivna
-
Patent number: 7776656Abstract: A semiconductor device which is excellent in chemical and physical strength and circumstance resistance is provided. A first stacked film including a first base material and a first adhesive layer is adhered so as to cover one surface of a stacked body including an integrated circuit, the stacked body is sealed by adhering a second stacked film including a second base material and a second adhesive layer so as to cover the other surface of the stacked body, and the first stacked film and the second stacked film are cut. Then, a side surface of the first stacked film and the second stacked film, which is exposed by the cutting, is irradiated with laser light.Type: GrantFiled: July 24, 2006Date of Patent: August 17, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Ryosuke Watanabe, Daiki Yamada
-
Patent number: 7772037Abstract: A method for producing a multilayer system on a substrate, wherein a first and a second layer are applied on the substrate, in each case by means of a vacuum coating process, provides adherence of the layers on each other, even if at least one of the layers of the multilayer system is porous. The layer applied first is, after its application and prior to the application of the other layer, partly removed again through an ion etching operation.Type: GrantFiled: April 11, 2007Date of Patent: August 10, 2010Assignee: Flabeg GmbH & Co. KGInventor: Thomas Hoeing
-
Patent number: 7772695Abstract: A semiconductor component and a method for its production in semiconductor chip size, can have a semiconductor chip, which has external contacts of the semiconductor component that are arranged in the manner of a flip-chip on its active upper side. The semiconductor chip can be encapsulated by a plastic compound at least on its rear side and its side edges. The outer contacts, which can be arranged on external contact connecting areas, can project from the active upper side.Type: GrantFiled: December 11, 2006Date of Patent: August 10, 2010Assignee: Infineon Technologies AGInventors: Helmut Kiendl, Horst Theuss, Michael Weber
-
Patent number: 7772038Abstract: A method for the singulation of integrated circuit die, the method including: etching a semiconductor layer disposed on a silicon oxide dielectric layer, thereby forming a trench defining a boundary of the die; depositing a silicon nitride layer in the trench; coating the semiconductor layer with an oxide layer such that the trench is filled; removing part of the oxide layer from the semiconductor layer such that the oxide layer only remains in the trench; mounting the semiconductor layer to a carrier; removing the silicon oxide dialectic layer, the nitride layer, and the oxide layer; and releasing the die from the carrier. The method is suitable for irregularly shaped or extremely small die and is compatible with traditional CMOS processes.Type: GrantFiled: June 23, 2006Date of Patent: August 10, 2010Assignee: Retro Reflective Optics, LLCInventor: Daniel Carothers
-
Patent number: 7768108Abstract: A semiconductor die package. The semiconductor die package includes a leadframe structure, a first semiconductor die comprising a first surface attached to a first side of the leadframe structure, and a second semiconductor die attached to a second side of the leadframe structure. The second semiconductor die comprises an integrated circuit die. A housing material is formed over at least a portion of the leadframe structure, the first semiconductor die, and the second semiconductor die. An exterior surface of the molding material is substantially coplanar with the first surface of the semiconductor die.Type: GrantFiled: March 12, 2008Date of Patent: August 3, 2010Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Jeff Ju, Zhongfa Yuan, Roger Luo
-
Patent number: 7768141Abstract: A dicing die attachment film includes a die attachment layer attached to one surface of a semiconductor wafer; a dicing film layer attached to a dicing die that is used for cutting the semi-conductor wafer into die units; and an intermediate layer laminated between the die attachment layer and the dicing film layer. The intermediate layer has a modulus of 100 to 3000 MPa, which is greater than a modulus of the die attachment layer and the dicing film layer.Type: GrantFiled: February 14, 2007Date of Patent: August 3, 2010Assignee: LG Innotek Co., Ltd.Inventors: Joon-Mo Seo, Byoung-Un Kang, Kyung-Tae Wi, Jae-Hoon Kim, Tae-Hyun Sung, Soon-Young Hyun, Byoung-Kwang Lee, Chan-Young Choi
-
Patent number: 7763528Abstract: A method for manufacturing a semiconductor device includes forming protruded electrodes on a plurality of chip areas of a semiconductor wafer having the chip areas and boundary regions both being provided in a surface of the semiconductor wafer; forming a surface-side protective member so as to cover the surface of the semiconductor wafer and the protruded electrodes removing the semiconductor wafer corresponding to the boundary regions and forming trenches which expose the surface-side protective member; forming a back-side protective member with which the trenches are filled and which covers the back of the semiconductor wafer; and dividing the semiconductor wafer in the boundary regions with widths thinner than those of the trenches in such a manner that the surface-side protective member and the back-side protective member charged into the trenches are left in cut sections.Type: GrantFiled: January 13, 2006Date of Patent: July 27, 2010Assignee: Oki Semiconductor Co., Ltd.Inventors: Yoshimasa Kushima, Tadashi Yamaguchi
-
Patent number: 7759779Abstract: The invention enhances moisture resistance between a supporting body and an adhesive layer to enhance the reliability of a semiconductor device. A semiconductor device of the invention has a first insulation film formed on a semiconductor element, a first wiring formed on the first insulation film, a supporting body formed on the semiconductor element with an adhesive layer being interposed therebetween, a third insulation film covering the back surface of the semiconductor element onto the side surface thereof and the side surface of the adhesive layer, a second wiring connected to the first wiring and extending onto the back surface of the semiconductor element with the third insulation film being interposed therebetween, and a protection film formed on the second wiring.Type: GrantFiled: April 17, 2008Date of Patent: July 20, 2010Assignees: Sanyo Semiconductor Co., Ltd., Sanyo Electric Co., Ltd.Inventors: Kazuo Okada, Hiroyuki Shinogi, Yoshinori Seki, Hiroshi Yamada
-
Patent number: 7754531Abstract: Methods for packaging microelectronic devices and microelectronic devices formed by such methods are disclosed herein. In one embodiment, a method includes coupling a plurality of microelectronic dies to a support member, covering the dies and at least a portion of the support member with a dielectric layer, forming a plurality of vias through the dielectric layer between the dies, and fabricating a plurality of conductive links in corresponding vias. In another embodiment, a plurality of microelectronic devices includes a support member, a plurality of microelectronic dies coupled to the support member, a dielectric layer over the dies and at least a portion of the support member, and a plurality of conductive links extending from a first surface of the dielectric layer to a second surface. The dies include an integrated circuit and a plurality of bond-pads coupled to the integrated circuit, and the conductive links are disposed between the dies.Type: GrantFiled: November 15, 2006Date of Patent: July 13, 2010Assignee: Micron Technology, Inc.Inventors: Wuu Yean Tay, Cher Khng Victor Tan
-
Patent number: 7749810Abstract: A method of packaging an integrated circuit singulates a wafer to form an integrated circuit, positions the integrated circuit on a carrier, and passivates the integrated circuit after the positioning the integrated circuit on the carrier. At this point, the integrated circuit is secured to the carrier. The method also electrically connects the integrated circuit to a plurality of exposed conductors.Type: GrantFiled: June 8, 2007Date of Patent: July 6, 2010Assignee: Analog Devices, Inc.Inventor: Jae Pil Yang
-
Publication number: 20100164083Abstract: A protective thin film coating for device packaging. A dielectric thin film coating is formed over die and package substrate surfaces prior to applying a molding compound. The protective thin film coating may reduce moisture penetration from the bulk molding compound or the interface between the molding compound and the die or substrate surfaces.Type: ApplicationFiled: December 29, 2008Publication date: July 1, 2010Applicant: Numonyx B.V.Inventor: Myung Jin Yim
-
Patent number: 7745261Abstract: Embodiments of the present invention includes a method of assembling a chip scale package (CSP). The method comprises adding bumps, sawing the saw streets from the front of a wafer, molding the front of the wafer, grinding the back of the wafer, sawing the saw streets from the back of the wafer, molding the back of the wafer, and sawing between devices to form a plurality of packaged devices. Sawing the saw streets from the front of the wafer establishes a first cut. Molding the front of the wafer includes using a first mold compound such that the mold compound fills in the first cut. Sawing the saw streets from the back of the wafer establishes a second cut.Type: GrantFiled: April 25, 2008Date of Patent: June 29, 2010Assignee: Shanghai KaiHong Technology Co., Ltd.Inventors: Xiaochun Tan, Jun Guo
-
Publication number: 20100157568Abstract: One aspect is a method of manufacturing a semiconductor device and semiconductor device. One embodiment provides a plurality of modules. Each of the modules includes a carrier and at least one semiconductor chip attached to the carrier. A dielectric layer is applied to the modules to form a workpiece. The dielectric layer is structured to open at least one of the semiconductor chips. The workpiece is singulated to obtain a plurality of devices.Type: ApplicationFiled: December 23, 2008Publication date: June 24, 2010Applicant: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl
-
Publication number: 20100159646Abstract: The present invention relates to a method of manufacturing a wafer level package including the steps of: preparing a substrate wafer including a plurality of pads formed on a bottom surface, a plurality of chips positioned on a top surface, and dicing lines for dividing the chips; forming external connection units on the pads; coating resin on the dicing lines by positioning masks on the substrate wafer to expose only the dicing lines; removing the masks; encapsulating the chips positioned between the resin by coating the chips with encapsulant; removing the resin coated on the dicing lines; and cutting a wafer level package along the dicing lines exposed by removing the resin into units.Type: ApplicationFiled: May 5, 2009Publication date: June 24, 2010Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jin Gu Kim, Young Do Kweon, Hyung Jin Jeon, Seung Wook Park, Hee Kon Lee, Seon Hee Moon
-
Patent number: 7736964Abstract: It is an object of the present invention to provide a method of separating a thin film transistor, and circuit or a semiconductor device including the thin film transistor from a substrate by a method different from that disclosed in the patent document 1 and transposing the thin film transistor, and the circuit or the semiconductor device to a substrate having flexibility. According to the present invention, a large opening or a plurality of openings is formed at an insulating film, a conductive film connected to a thin film transistor is formed at the opening, and a peeling layer is removed, then, a layer having the thin film transistor is transposed to a substrate provided with a conductive film or the like. A thin film transistor according to the present invention has a semiconductor film which is crystallized by laser irradiation and prevents a peeling layer from exposing at laser irradiation not to be irradiated with laser light.Type: GrantFiled: November 16, 2005Date of Patent: June 15, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yoshiaki Yamamoto, Koichiro Tanaka, Atsuo Isobe, Daisuke Ohgarane, Shunpei Yamazaki
-
Patent number: 7728445Abstract: A semiconductor device production method which includes steps of: preparing a wafer on which multiple integrated circuits are formed on a principal face; forming a rewiring which is electrically connected to the integrated circuits via a pad electrode; and dicing the wafer after forming an electrode terminal on the rewiring, including steps of: forming a first resin layer by sealing at least the rewiring and the electrode terminal formed on the principal face of the wafer with a first resin; processing a first dicing from a back face of the wafer to the principal face of the wafer or halfway to the first resin layer when the first resin layer is formed; forming a second resin layer by sealing a cut line outlined upon the first dicing and the back face of the wafer continuously with a first resin; and processing a second dicing while leaving the second resin layer which covers a side face outlined upon the first dicing.Type: GrantFiled: March 15, 2006Date of Patent: June 1, 2010Assignee: Yamaha CorporationInventors: Taketoshi Nakamura, Hiroshi Saitoh
-
Patent number: 7727875Abstract: A method of forming a semiconductor device includes providing a bumped wafer. A plurality of grooves is formed in an active surface of the bumped wafer. A pre-underfill layer is disposed over the active surface, filling the plurality of grooves. A first adhesive layer is mounted to the pre-underfill layer, and a back surface of the bumped wafer is ground. A second adhesive layer is mounted to the back surface of the bumped wafer. The first adhesive layer is peeled from the active surface of the bumped wafer, or the second adhesive layer is mounted to the first adhesive layer. The bumped wafer is singulated into a plurality of segments by cutting the bumped wafer along the plurality of grooves.Type: GrantFiled: June 21, 2007Date of Patent: June 1, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Junghoon Shin, Sungyoon Lee, Taewoo Lee
-
Publication number: 20100127409Abstract: A microelectronic device wafer includes an adhesive molded in-situ on the wafer. Adhesives and wafers are positioned in molds and a method that includes drawing in the molds at least a partial vacuum and partially curing the adhesive provides an in-situ molded adhesive that is positioned on the wafer. The adhesives can be in liquid, solid, or other forms prior to molding. During molding, the adhesive can be partially cured by heating or irradiating.Type: ApplicationFiled: November 26, 2008Publication date: May 27, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Tongbi Jiang, Shijian Luo
-
Publication number: 20100123247Abstract: A method of manufacture of a base package system includes: forming a substrate strip assembly including: providing a substrate strip having ball lands, mounting an integrated circuit on the substrate strip, and molding a finger structure, having a knuckle region, on the integrated circuit; and singulating a substrate from the substrate strip assembly.Type: ApplicationFiled: November 17, 2008Publication date: May 20, 2010Inventors: WonJun Ko, NamJu Cho
-
Patent number: 7713846Abstract: A process applied to grinding, dicing, and/or stacking semiconductors is disclosed. One of its features is that after transparent material is stuck on its active surface, a semiconductor is ground from another surface thereof to become thinner, then take advantage of transparency of the transparent material to cut the transparent material and the semiconductor, to obtain at least one smaller semiconductor unit such as die or chip. Another feature is that the transparent material remains sticking to the active surface of the die by an adhesion layer until the die is attached to a carrier or another die, and then the transparent material and the adhesion layer are removed by taking advantage of a function of the adhesion layer: receiving a ray to lose adhesion between it and the active surface. Preferably the ray reaches the adhesion layer via the transparent material stuck on the active surface of the die.Type: GrantFiled: April 17, 2008Date of Patent: May 11, 2010Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Ru-Sheng Liu, Han-Lung Tsai, Cheng-Hsu Hsiao
-
Patent number: 7713788Abstract: An inexpensive method of manufacturing a semiconductor package using a redistribution substrate that is relatively thin. The method includes: attaching a semiconductor chip to a redistribution substrate; attaching the redistribution substrate to which the semiconductor chip is attached to a printed circuit board; removing a support substrate of the redistribution substrate; forming via holes to expose a bond pad of the semiconductor chip and a bond finger of the printed circuit board; and filling the via holes with a conductive material. Meanwhile, a redistribution substrate to which at least one other semiconductor chip may be mounted on the redistribution substrate.Type: GrantFiled: August 22, 2008Date of Patent: May 11, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-Young Ko, Dae-Sang Chan, Heui-Seog Kim, Wha-Su Sin, Jae-Yong Park
-
Patent number: 7709295Abstract: In a method of manufacturing a semiconductor device, a passivation film made of a polyimide resin film is formed on a front surface of a semiconductor wafer including a scribe line and an outer circumferential portion. Thereafter, only the passivation film which is formed on the scribe line of the semiconductor wafer and on the outer circumferential portion of the semiconductor wafer is selectively removed. A protective tape is then bonded onto the front surface of the semiconductor wafer, followed by grinding of a rear surface of the semiconductor wafer.Type: GrantFiled: January 30, 2007Date of Patent: May 4, 2010Assignee: Seikoi Instruments Inc.Inventor: Takashi Fujimura
-
Publication number: 20100096737Abstract: Stacked semiconductor devices and assemblies including attached lead frames are disclosed herein. One embodiment of a method of manufacturing a semiconductor assembly includes forming a plurality of first side trenches to a first intermediate depth in a molded portion of a molded wafer having a plurality of dies arranged in rows and columns. The method also includes forming a plurality of lateral contacts at sidewall portions of the trenches and electrically connecting first side bond-sites of the dies with corresponding lateral contacts of the trenches. The method further includes forming a plurality of second side channels to a second intermediate depth in the molded portion such that the channels intersect the trenches. The method also includes singulating and stacking the first and second dies with the channels associated with the first die aligned with channels associated with the second die. The method further includes attaching a lead frame to the lateral contacts of the stacked first and second dies.Type: ApplicationFiled: October 20, 2008Publication date: April 22, 2010Applicant: Micron Technology, Inc.Inventor: Swee Kwang Chua
-
Patent number: 7700458Abstract: An integrated circuit package system that includes: providing a substrate with a protective coating; attaching a labeling film to a support member in a separate process; joining the protective coating and the labeling film; and dicing the substrate, the protective coating, and the labeling film to form the integrated circuit package system.Type: GrantFiled: August 4, 2006Date of Patent: April 20, 2010Assignee: Stats Chippac Ltd.Inventors: Byung Tai Do, Heap Hoe Kuan
-
Patent number: 7700410Abstract: A chip-in-slot interconnect for three-dimensional semiconductor chip stacks, and particularly having the ability of forming edge connections on semiconductor chips, wherein the semiconductor chips are mounted in one or more chip carriers which are capable of being equipped with embedded circuitry. Moreover, provision is made for unique methods for producing the edge connections on the semiconductor chips, for creating a semiconductor chip carrier, and for producing a novel semiconductor and combined chip carrier structure.Type: GrantFiled: June 7, 2007Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Timothy J. Dalton, Edmund J. Sprogis, Anthony K. Stamper, Richard Q. Williams
-
Patent number: 7700413Abstract: The inventive production method of a compound semiconductor light-emitting device (LED)s wafer comprises a step of forming a protective film on the top and/or bottom surface of a compound semiconductor LEDs wafer, where the devices being regularly and periodically arranged with separation zones being disposed; a step of forming separation grooves by means of laser processing in the separation zones of the surface on which the protective film is formed, while a gas is blown onto a laser-irradiated portion; and a step of removing at least a portion of the protective film, which steps are performed in the above sequence.Type: GrantFiled: April 19, 2005Date of Patent: April 20, 2010Assignee: Showa Denko K.K.Inventor: Katsuki Kusunoki
-
Patent number: 7696012Abstract: A method of dividing a wafer having a plurality of streets, which are formed in a lattice pattern on the front surface, and having devices, which are formed in a plurality of areas sectioned by the plurality of streets, into individual devices along the streets, comprising: a protective member-affixing step for affixing a protective member for protecting devices onto the front surface of the wafer; a deteriorated layer-forming step for applying a laser beam of a wavelength having permeability for the wafer from the rear surface side of the wafer along the streets to form a deteriorated layer along the streets in an area where it does not reach the final thickness of each device from the front surface of the wafer and the rear surface of the wafer in the inside of the wafer; a groove-forming step for cutting areas corresponding to the streets from the rear surface side of the wafer where the deteriorated layer has been formed along the streets to form a groove reaching the deteriorated layer; a dividing the waType: GrantFiled: February 24, 2009Date of Patent: April 13, 2010Assignee: Disco CorporationInventor: Masaru Nakamura
-
Patent number: 7695652Abstract: An optical waveguide includes a layer A and a plurality of cores enclosed in a cladding. During production of the optical waveguide, a layered film including alternate layers of a core layer and a cladding layer is cut so as to form a groove that penetrates through the layered film in a thickness direction and so as to form a plurality of core portions, and the layer A is provided so as to partially fill the groove depthwise and so as to maintain spacing between the plurality of core portions before the core portions is enclosed by the cladding.Type: GrantFiled: July 14, 2008Date of Patent: April 13, 2010Assignee: Fuji Xerox Co., Ltd.Inventors: Akira Fujii, Toshihiko Suzuki, Keishi Shimizu, Kazutoshi Yatsuda, Masahiro Igusa, Shigemi Ohtsu, Eiichi Akutsu
-
Patent number: 7696009Abstract: A fabricating method for a semiconductor device includes forming a heat spreading material on rear surface of the semiconductor wafer. The semiconductor wafer has a plurality of device areas and scribe lines which are arranged between the device areas. After the heat spreading material is formed on rear surface of the semiconductor wafer, the semiconductor wafer is separated at the scribe lines.Type: GrantFiled: June 21, 2006Date of Patent: April 13, 2010Assignee: Oki Semiconductor Co., Ltd.Inventors: Makoto Terui, Yasuo Tanaka, Takashi Noguchi
-
Patent number: 7696011Abstract: Methods for applying a dielectric protective layer to a wafer in wafer-level chip-scale package manufacture are disclosed. A flowable dielectric protective material with fluxing capability is applied over the active surface of an unbumped semiconductor wafer to cover active device areas, bond pads, test socket contact locations, and optional pre-scribed wafer street trenches. Preformed solder balls are then disposed over the bond pads, and the wafer is subjected to a heating process to reflow the solder balls and at least partially cure the dielectric protective material. During the heating process, the dielectric protective material provides a fluxing capability to enable the solder balls to wet the bond pads. In other exemplary embodiments, the dielectric protective material is applied over only intended physical contact locations and/or pre-scribed wafer street trenches, in which case the dielectric protective material need not include flux material and may additionally include a filler material.Type: GrantFiled: June 28, 2006Date of Patent: April 13, 2010Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, Shijian Luo
-
Patent number: 7696010Abstract: A method of dividing a wafer having devices which are formed in a plurality of areas sectioned by a plurality of dividing lines formed in a lattice pattern on the front surface, into individual devices along the dividing lines, comprising: a deteriorated layer forming step for forming a deteriorated layer in the inside of the wafer along the dividing lines by applying a laser beam of a wavelength having permeability for the wafer along the dividing lines; a wafer supporting step for putting the rear surface of the wafer on the surface of an adhesive tape which is mounted on an annular frame and whose adhesive strength is reduced by applying ultraviolet radiation thereto; an adhesive strength reducing step for reducing the adhesive strength of the adhesive tape by applying ultraviolet radiation to the adhesive tape to which the wafer has been affixed; and a dividing step for dividing the wafer into individual devices along the dividing lines where the deteriorated layer has been formed by exerting external forType: GrantFiled: December 15, 2006Date of Patent: April 13, 2010Assignee: Disco CorporationInventors: Kazuma Sekiya, Masaru Nakamura, Satoshi Kobayashi
-
Patent number: 7691728Abstract: A semiconductor device manufacturing method can produce semiconductor light emitting/detecting devices that have high connective strength and high luminous energy by increasing contact areas of electrodes thereof and decreasing enclosed areas of electrodes thereof. A wafer is provided with a semiconductor substrate and a semiconductor epitaxial layer. A plurality of substrate concave portions and epitaxial layer concave portions are formed on the semiconductor substrate and the semiconductor epitaxial layer, respectively. Substrate electrodes and epitaxial layer electrodes are formed in the substrate concave portions and the epitaxial layer concave portions. A substrate surface electrode and an epitaxial layer surface electrode can be formed on the semiconductor substrate and the substrate electrodes and the semiconductor epitaxial layer and the epitaxial layer electrodes, respectively.Type: GrantFiled: February 21, 2007Date of Patent: April 6, 2010Assignee: Stanley Electric Co., Ltd.Inventors: Yasuhiro Tada, Akihiko Hanya