Vertical Channel Patents (Class 438/156)
-
Patent number: 6465298Abstract: A memory cell array for a dynamic random access memory (DRAM) includes word and body lines that are buried below the active semiconductor surface in dielectric material in alternating parallel isolation trenches between adjacent ones of the memory cells. Semiconductor-on-insulator (SOI) processing techniques form the access transistor of each memory cell on a silicon island defined by the trenches and isolated from the substrate by an insulating layer. The word and body lines are oriented in the trenches to have a line width that is less than a minimum lithographic feature size F. The memory cells, including portions of the word and body lines, have a surface area of about 8 F2. Also disclosed is a process for fabricating the DRAM cell using SOI processing techniques.Type: GrantFiled: February 22, 2000Date of Patent: October 15, 2002Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn
-
Publication number: 20020146867Abstract: An integration process in a SOI substrate of a semiconductor device having at least a dielectrically insulated well, the process including: an oxidizing step directed to form an oxide layer; a depositing step of a nitride layer onto the oxide layer; a masking step, carried out onto the nitride layer using a resist layer and directed to define suitable photolithographic openings for forming at least one dielectric trench effective to provide side insulation for the well; an etching step of the nitride layer and oxide layer, as suitably masked by the resist layer, the nitride layer being used as a hardmask; a step of forming the at least one dielectric trench, which step comprises at least one step of etching the substrate, an oxidizing step of at least sidewalls of the at least one dielectric trench, and a step of filling the at least one trench with a filling material; and a step of defining active areas of components to be integrated in the well, being carried out after the step of forming the at least one dType: ApplicationFiled: December 28, 2001Publication date: October 10, 2002Applicant: STMicroelectronics S.r.l.Inventor: Leonardi Salvatore
-
Patent number: 6461900Abstract: A method to form a closely-spaced, vertical NMOS and PMOS transistor pair in an integrated circuit device is achieved. A substrate comprises silicon implanted oxide (SIMOX) wherein an oxide layer is sandwiched between underlying and overlying silicon layers. Ions are selectively implanted into a first part of the overlying silicon layer to form a drain, channel region, and source for an NMOS transistor. The drain is formed directly overlying the oxide layer, the channel region is formed overlying the drain, and the source is formed overlying the channel region. Ions are selectively implanted into a second part of the overlying silicon layer to form a drain, channel region, and source for a PMOS transistor. The drain is formed directly overlying the oxide layer, the PMOS channel region is formed overlying the drain, and the source is formed overlying the channel region. The PMOS transistor drain is in contact with said NMOS transistor drain.Type: GrantFiled: October 18, 2001Date of Patent: October 8, 2002Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Ravi Sundaresan, Yang Pan, James Lee Young Meng, Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep, Jia Zhen Zheng, Lap Chan, Elgin Quek
-
Patent number: 6462401Abstract: A semiconductor wafer includes a plurality of chips arranged in a matrix and a plurality of scribe lines separating the chips from one another. A polyimide overcoat film covering each chip except for electrode pads of the chip has a bank crossing the scribe line for preventing the ground particles generated by grinding the bottom surface of the wafer from entering the chip along the scribe lines.Type: GrantFiled: March 26, 2001Date of Patent: October 8, 2002Assignee: NEC CorporationInventor: Moyuru Fujii
-
Publication number: 20020142527Abstract: A method is provided for fabricating a body region of a first conduction type for a vertical MOS transistor configuration in a semiconductor body such that the body region has a reduced resistivity without a corresponding reduction in the breakdown voltage of the transistor. The method includes, inter alia: performing a first implantation of a doping material of a first conduction type into the semiconductor body such that an implantation maximum of the first implantation lies within the semiconductor body set back from the channel region; and performing a second implantation of a doping material of the first conduction type such that an implantation maximum of the second implantation lies within the semiconductor body below the implantation maximum of the first implantation. The dose of the second implantation is less than the dose of the first implantation.Type: ApplicationFiled: August 30, 2001Publication date: October 3, 2002Inventors: Helmut Gassel, Werner Kanert, Helmut Strack, Franz Hirler, Herbert Pairitsch
-
Patent number: 6455377Abstract: A method of fabricating a vertical channel transistor, comprising the following steps. A semiconductor substrate having an upper surface is provided. A high doped N-type lower epitaxial silicon layer is formed on the semiconductor substrate. A low doped P-type middle epitaxial silicon layer is formed on the lower epitaxial silicon layer. A high doped N-type upper epitaxial silicon layer is formed on the middle epitaxial silicon layer. The lower, middle, and upper epitaxial silicon layers are etched to form a epitaxial layer stack defined by isolation trenches. Oxide is formed within the isolation trenches. The oxide is etched to form a gate trench within one of the isolation trenches exposing a sidewall of the epitaxial layer stack facing the gate trench. Multi-quantum wells or a stained-layer super lattice is formed on the exposed epitaxial layer stack sidewall. A gate dielectric layer is formed on the multi-quantum wells or the stained-layer super lattice and within the gate trench.Type: GrantFiled: January 19, 2001Date of Patent: September 24, 2002Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jia Zhen Zheng, Lap Chan, Elgin Quek, Ravi Sundaresan, Yang Pan, James Yong Meng Lee, Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep
-
Patent number: 6436770Abstract: A method for a vertical MOS transistor whose vertical channel width can be accurately defined and controlled. Isolation regions are formed in a substrate. The isolation regions defining an active area. Then, we form a source region in the active area. A dielectric layer is formed over the active area and the isolation regions. We form a barrier layer over the dielectric layer. We form an opening in the barrier layer. A gate layer is formed in the opening. We form an insulating layer over the conductive layer and the barrier layer. We form a gate opening through the insulating layer, the gate layer and the dielectric layer to expose the source region. Gate dielectric spacers are formed over the sidewalls of the gate layer. Then, we form a conductive plug filling the gate opening. The insulating layer is removed. We form a drain region in top and side portions of the conductive plug and form doped gate regions in the gate layer. The remaining portions of the conductive plug comprise a channel region.Type: GrantFiled: November 27, 2000Date of Patent: August 20, 2002Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep, Jia Zhen Zheng, Lap Chan, Elgin Quek, Ravi Sundaresan, Yang Pan, James Yong Meng Lee
-
Patent number: 6436742Abstract: The present invention provides a thin film transistor (TFT) and a fabrication method thereof which suppresses the back channel effects in which a leakage current flows between a source electrode and a drain electrode at times during a turn off state of the TFT. A thin silicon oxynitride film 90 having a thickness preferably equal to or less than 50 Å is formed between an amorphous silicon layer 40 and a channel passivation film 50 (a silicon nitride film) above a back channel region 100 between a source electrode and a drain electrode of an inverted staggered type TFT to cause Si—O bonds to exist in an upper interface of the amorphous silicon layer. The Si—O bonds increase the Density of States in the back channel region and has an effect for suppressing the leakage current through the back channel region 100 at times during the turn off of the TFT.Type: GrantFiled: May 31, 2001Date of Patent: August 20, 2002Assignee: International Business Machines CorporationInventors: Takashi Miyamoto, Takatoshi Tsujimura
-
Patent number: 6429457Abstract: A field-effect transistor is made with electrodes (2, 4, 5) and isolators (3) in vertically provided layers, such that at least the electrodes (4, 5) and the isolators (3) form a step (6) oriented vertically relative to the first electrode (2) or the substrate (1). Implemented as a junction field-effect transistor (JFET) or a metal-oxide semiconducting field-effect transistor (MOSFET) the electrodes (2, 5) forming respectively the drain and source electrode of the field-effect transistor or vice versa and the electrode (4) the gate electrode of the field-effect transistor. Over the layers in the vertical step (6) an amorphous, polycrystalline or microcrystalline inorganic or organic semiconductor material is provided and forms the active semiconductor of the transistor contacting the gate electrode (8) directly or indirectly and forming a vertically oriented transistor channel (9) of the p or n type between the first (2) and the second (5) electrode.Type: GrantFiled: September 15, 1999Date of Patent: August 6, 2002Assignee: Thin Film Electronics ASAInventors: Rolf Magnus Berggren, Bengt Goran Gustafsson, Johan Roger Axel Karlsson
-
Publication number: 20020102784Abstract: A method for a vertical transistor by selective epi deposition to form the conductive source, drain, and channel layers. The conductive source, drain, and channel layers are preferably formed by a selective epi process. Dielectric masks define the conductive layers and make areas to form vertical contacts to the conductive S/D and channel layers.Type: ApplicationFiled: January 26, 2001Publication date: August 1, 2002Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: James Yong Meng Lee, Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep, Jia Zhen Zheng, Lap Chan, Elgin Quek, Ravi Sundaresan, Yang Pan
-
Patent number: 6426259Abstract: For fabricating a vertical field effect transistor on a semiconductor substrate, a first layer of dielectric material is deposited on the semiconductor substrate. A layer of metal is then deposited on the first layer of dielectric material, and a second layer of dielectric material is deposited on the layer of metal. A channel opening is etched through the second layer of dielectric material, the layer of metal, and the first layer of dielectric material. A source and drain dopant is implanted through the channel opening and into the semiconductor substrate to form a drain region of the vertical field effect transistor in the semiconductor substrate. Metal oxide is then formed at any exposed surface of the layer of metal on sidewalls of the channel opening in a thermal oxidation process to form a gate dielectric of the vertical field effect transistor.Type: GrantFiled: November 15, 2000Date of Patent: July 30, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Bin Yu
-
Publication number: 20020098655Abstract: A method of fabricating a vertical channel transistor, comprising the following steps. A semiconductor substrate having an upper surface is provided. A high doped N-type lower epitaxial silicon layer is formed on the semiconductor substrate. A low doped P-type middle epitaxial silicon layer is formed on the lower epitaxial silicon layer. A high doped N-type upper epitaxial silicon layer is formed on the middle epitaxial silicon layer. The lower, middle, and upper epitaxial silicon layers are etched to form a epitaxial layer stack defined by isolation trenches. Oxide is formed within the isolation trenches. The oxide is etched to form a gate trench within one of the isolation trenches exposing a sidewall of the epitaxial layer stack facing the gate trench. Multi-quantum wells or a stained-layer super lattice is formed on the exposed epitaxial layer stack sidewall. A gate dielectric layer is formed on the multi-quantum wells or the stained-layer super lattice and within the gate trench.Type: ApplicationFiled: January 19, 2001Publication date: July 25, 2002Applicant: Chartered Semiconductor Manufacturing Ltd.Inventors: Jia Zhen Zheng, Lap Chan, Elgin Quek, Ravi Sundaresan, Yang Pan, James Yong Meng Lee, Ying Keung Leung, Yelehanka Ramachandramurthy Pradeep
-
Patent number: 6417033Abstract: The invention provides a method of manufacturing a semiconductor device comprising the following steps. A silicon substrate is provided. A first oxidation-resistant layer is formed on the silicon substrate. The first oxidation-resistant layer and the silicon substrate are formed to form a trench. A second oxidation-resistant layer if formed on the first oxidation-resistant layer and inside the trench. A portion of the second oxidation-resistant layer is removed to form a spacer on sidewalls of the trench. A portion of the exposed silicon substrate on bottom of the trench is performed by directional etching to expose a portion of the sidewalls of the trench. A thermal oxidation step is performed on the exposed portion of the sidewall of the trench. The second spacer is removed and a dielectric layer is formed over the substrate to fill in the trench.Type: GrantFiled: December 19, 2000Date of Patent: July 9, 2002Assignee: Vanguard International Semiconductor Corp.Inventor: Horng-Huei Tseng
-
Patent number: 6417031Abstract: A method of manufacturing a semiconductor device which has a crystalline silicon film comprises the steps of forming crystal nuclei in a surface region of an amorphous silicon film and then growing the crystals from the nuclei by a laser light. Typically the crystal nuclei are silicon crystals or metal silicides having an equivalent structure as silicon crystal.Type: GrantFiled: April 24, 2001Date of Patent: July 9, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hisashi Ohtani, Akiharu Miyanaga, Junichi Takeyama
-
Publication number: 20020086468Abstract: The present invention discloses a method of crystallizing amorphous silicon using a metal catalyst. More specifically, the method includes forming an amorphous silicon layer over a substrate, forming a plurality of metal clusters on the amorphous silicon film, forming a heat insulating layer on the amorphous silicon layer including the metal clusters, disposing a pair of electrodes on the heat insulating layer, simultaneously applying a thermal treatment and a voltage to crystallize the amorphous silicon, and removing the heat insulating layer including the electrodes from the substrate.Type: ApplicationFiled: December 3, 2001Publication date: July 4, 2002Applicant: LG.Philips LCD Co., Ltd.Inventors: Hae-Yeol Kim, Binn Kim, Joon-Young Yang, Sang-Soo Han
-
Patent number: 6410373Abstract: A method of forming a polysilicon thin film transistor. An amorphous silicon channel layer is formed over an insulating substrate. An active region is patterned out in the amorphous silicon channel layer. An oxide layer and a gate electrode are sequentially formed over the amorphous silicon channel layer. A lightly doped source/drain region is formed in the amorphous silicon channel layer and then a spacer is formed over the gate electrode. A source/drain region is formed in the amorphous silicon channel layer. A portion of the oxide layer above the source/drain region is removed. An isolation spacer is formed on the sidewalls of the spacer. A self-aligned silicide layer is formed at the top section of the spacer and the source/drain region. Finally, a metal-induced lateral crystallization process is conducted to transform the amorphous silicon channel layer into a lateral-crystallization-polysilicon channel layer.Type: GrantFiled: April 30, 2001Date of Patent: June 25, 2002Assignee: United Microelectronics Corp.Inventors: Ting-Chang Chang, Hsiao-Wen Zan, Po-Sheng Shih
-
Publication number: 20020076864Abstract: The invention provides a method of manufacturing a semiconductor device comprising the following steps. A silicon substrate is provided. A first oxidation-resistant layer is formed on the silicon substrate. The first oxidation-resistant layer and the silicon substrate are formed to form a trench. A second oxidation-resistant layer if formed on the first oxidation-resistant layer and inside the trench. A portion of the second oxidation-resistant layer is removed to form a spacer on sidewalls of the trench. A portion of the exposed silicon substrate on bottom of the trench is performed by directional etching to expose a portion of the sidewalls of the trench. A thermal oxidation step is performed on the exposed portion of the sidewall of the trench. The second spacer is removed and a dielectric layer is formed over the substrate to fill in the trench.Type: ApplicationFiled: December 19, 2000Publication date: June 20, 2002Inventor: Horng-Huei Tseng
-
Publication number: 20020068390Abstract: A method is provided for forming a semiconductor thin film which is free from damage to the film with radiation of a pulse laser beam with the optimum energy value for perfect polycrystallization. For forming an amorphous silicon thin film, a surface of a plastic substrate as a base and insulating layers are each radiated with a pulse laser beam for removing volatile contaminants like a resist as a pretreatment. Damage to the film caused by a gas emitted from the base substrate and the insulating layers resulting from volatile contaminants is thus prevented. A protective layer including a gas barrier layer and a refractory buffer layer is formed on the substrate. Gas penetration from the substrate to the amorphous silicon film is thereby prevented. Conduction of heat produced by energy beam radiation to the substrate is prevented as well.Type: ApplicationFiled: December 11, 2001Publication date: June 6, 2002Inventors: Dharam Pal Gosain, Jonathan Westwater, Miyako Nakagoe, Setsuo Usui, Kazumasa Nomoto
-
Publication number: 20020055209Abstract: An amorphous semiconductor film having a thickness of 400 Å or more is formed on a=insulating surface and is wholly or selectively etched to form a region having a thickness of 300 Å or less. This is used as a channel-forming region in a TFT.Type: ApplicationFiled: December 5, 2001Publication date: May 9, 2002Inventors: Naoto Kusumoto, Yasuhiko Takemura, Hisashi Ohtani
-
Patent number: 6380007Abstract: A Ni film is formed in contact with a semiconductor film from an amorphous silicon film, a microcrystalline silicon film, etc. The semiconductor film is heated at between 450 and 650° C., moving the Ni, and forming a crystalline semiconductor film. Next, a group 15 element is selectively doped into the crystalline semiconductor film including a region that becomes a source region and a drain region, forming a group 15 element doped region. Heat treatment is performed next at between 500 and 850° C., and the crystallization promoting element remaining in a region to be gettered is absorbed by the group 15 element doped region.Type: GrantFiled: December 22, 1999Date of Patent: April 30, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Jun Koyama
-
Patent number: 6380025Abstract: In the present invention, a diaphragm for pressurizing and heating an encapsulating material is pre-heated to a predetermined temperature before laminating a lamination unit comprising a photovoltaic module and the encapsulating material. As a result, one surface of the lamination unit is heated by a heater provided on a table and the other surface is heated by the diaphragm, so it is possible to prevent appearance of a temperature difference between the surfaces.Type: GrantFiled: March 20, 2000Date of Patent: April 30, 2002Assignee: Kaneka CorporationInventors: Takayuki Suzuki, Hideo Yamagishi, Masataka Kondo
-
Patent number: 6372559Abstract: A method of forming a self-aligned vertical double-gate metal oxide semiconductor field effect transistor (MOSFET) device is provided that includes processing steps that are CMOS compatible.Type: GrantFiled: November 9, 2000Date of Patent: April 16, 2002Assignee: International Business Machines CorporationInventors: Scott Crowder, Michael J. Hargrove, Suk Hoon Ku, L. Ronald Logan
-
Publication number: 20020031874Abstract: Measure of forming an EL layer by selectively depositing through evaporation a material for forming the EL layer at a desired location is provided. When a material for forming an EL layer is deposited, a mask (113) is provided between a sample boat (111) and a substrate (110). By applying voltage to the mask (113), the direction of progress of the material for forming the EL layer is controlled to be selectively deposited at a desired location.Type: ApplicationFiled: March 2, 2001Publication date: March 14, 2002Applicant: Semiconductor Energy laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masaaki Hiroki, Noriko Ishimaru
-
Publication number: 20020031875Abstract: A stress buffer and dopant barrier in the form of a TetraEthylOrthoSilicate (TEOS) film is deposited after the capacitor cell plate has been etched and cleaned to thereby eliminate electrical shorts from the bit line to the cell plate.Type: ApplicationFiled: August 30, 2001Publication date: March 14, 2002Inventors: Kunal R. Parekh, Charles H. Dennison, Jeffrey W. Honeycutt
-
Patent number: 6352882Abstract: Doped polysilicon plugs are formed in contact with MOSFET device regions and passing through the buried oxide region into the opposite type silicon substrate of an SOI structure. The polysilicon plugs are in contact with the sources and drains of the MOSFET devices to provide paths for dissipating positive and negative ESD stresses. In addition, the polysilicon plugs provide a thermal dissipation pathway for directing heat away from the circuitry, and provide a diode for the structure.Type: GrantFiled: July 25, 2000Date of Patent: March 5, 2002Assignee: International Business Machines CorporationInventors: Fariborz Assaderaghi, Louis Lu-Chen Hsu, Jack Allan Mandelman
-
Patent number: 6350635Abstract: An integrated circuit and fabrication method includes a memory cell for a dynamic random access memory (DRAM). Vertically oriented access transistors are formed on semiconductor pillars on buried bit lines. Buried first and second gates are provided for each access transistor on opposing sides of the pillars. Buried word lines extend in trenches orthogonal to the bit lines. The buried word lines interconnect ones of the first and second gates. In one embodiment, unitary gates are interposed and shared between adjacent pillars for gating the transistors therein. In another embodiment, separate split gates are interposed between and provided to the adjacent pillars for separately gating the transistors therein. In one embodiment, the memory cell has a surface area that is approximately 4 F2, where F is a minimum feature size. Bulk-semiconductor and semiconductor-on-insulator (SOI) embodiments are provided.Type: GrantFiled: August 24, 1998Date of Patent: February 26, 2002Assignee: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes, Kie Y. Ahn
-
Publication number: 20020016029Abstract: In producing a thin film transistor used for such devices as a large-sized liquid crystal display panel with a high pixel density, a leftover of an insulating film caused by insufficient etching and a loss of a semiconductor layer caused by overetching are prevented, and a reliable electrical contact between the source and drain electrodes and the semiconductor layer is achieved. These are achieved by (a) forming a contact hole region of a silicon film so that the region has a larger thickness, for example, by making the film to have a plurality of layers, and (b) providing a suicide layer between an electrode metal and the semiconductor layer.Type: ApplicationFiled: September 14, 2001Publication date: February 7, 2002Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Tetsuo Kawakita, Keizaburo Kuramasu, Shigeo Ikuda
-
Patent number: 6344374Abstract: The present invention discloses a method of forming an isolation region in a silicon-containing substrate. The method includes forming a mask layer on the silicon-containing substrate. A window is subsequently formed in the mask layer to expose the isolation area to be formed in the substrate. An oxygen-containing region is formed in the substrate by introducing oxygen-containing ions through the window in the mask layer. Then, the oxygen-containing region is subjected to a thermal treatment, thereby resulting in a silicon oxide insulator (SiOx) for isolating electronic devices.Type: GrantFiled: October 12, 2000Date of Patent: February 5, 2002Assignee: Vanguard International Semiconductor CorporationInventor: Horng-Huei Tseng
-
Publication number: 20020001887Abstract: A TFT structure having sufficiently low resistance wiring is provided, in which characteristic defects thereof caused by undercuts in a barrier metal layer can be prevented, the undercuts formed in a step for processing a source and a drain electrode composed of copper. The TFT structure of the present invention comprises a gate electrode on a glass substrate, a gate insulation film, a semiconductor active layer disposed on the gate insulation film so as to oppose the gate electrode, ohmic contact layers formed on both edge portions of the semiconductor active layer, and a source and a drain electrode connected to the semiconductor active layer via the respective ohmic contact layers. In addition, the source electrode and the drain electrode are formed of copper, and barrier metal layers are formed on the bottom surfaces of the source electrode and the drain electrode above areas at which the upper surfaces of the respective ohmic contact layers are located.Type: ApplicationFiled: August 22, 2001Publication date: January 3, 2002Inventors: Chae Gee Sung, Jo Gyoo Chul
-
Patent number: 6335267Abstract: A semiconductor substrate and a method of fabricating a semiconductor device are provided. An oxide film (13) is formed by oxidizing an edge section and a lower major surface of an SOI substrate (10). This oxidizing step is performed in a manner similar to LOCOS (Local Oxide of Silicon) oxidation by using an oxide film (11) exposed on the edge section and lower major surface of the SOI substrate (10) as an underlying oxide film. Then, the thickness of the oxide film (13) is greater than that of the oxide film (11) on the edge section and lower major surface of the SOI substrate (10). The semiconductor substrate prevents particles of dust from being produced at the edge thereof.Type: GrantFiled: September 22, 2000Date of Patent: January 1, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshiaki Iwamatsu, Yasuo Yamaguchi, Takashi Ipposhi, Shigenobu Maeda, Yuichi Hirano
-
Publication number: 20010053577Abstract: A memory cell array for a dynamic random access memory (DRAM) includes word and body lines that are buried below the active semiconductor surface in dielectric material in alternating parallel isolation trenches between adjacent ones of the memory cells. Semiconductor-on-insulator (SOI) processing techniques form the access transistor of each memory cell on a silicon island defined by the trenches and isolated from the substrate by an insulating layer. The word and body lines are oriented in the trenches to have a line width that is less than a minimum lithographic feature size F. The memory cells, including portions of the word and body lines, have a surface area of about 8 F2. Also disclosed is a process for fabricating the DRAM cell using SOI processing techniques.Type: ApplicationFiled: February 22, 2000Publication date: December 20, 2001Inventors: Leonard Forbes, Kie Y. Ahn
-
Patent number: 6329228Abstract: A semiconductor device having a PBGA structure comprising a wiring board, a semiconductor integrated circuit chip, substrate electrodes of the semiconductor integrated circuit chip for electrically connecting the electrodes of the semiconductor integrated circuit chip to the wiring board by connection wires, and a resin sealing body for covering the entire surface of the wiring board to protect the semiconductor integrated circuit chip, wherein the semiconductor integrated circuit chip and the substrate electrodes are respectively provided on the front surface of the wiring board.Type: GrantFiled: April 27, 2000Date of Patent: December 11, 2001Assignee: Citizen Watch Co., Ltd.Inventor: Kazuhiko Terashima
-
Publication number: 20010049162Abstract: A semiconductor wafer diaphragm comprising a non-flat film coupled to a mounting lip is disclosed. The semiconductor wafer diaphragm is useful for reducing the edge fracture of semiconductor wafer die due to sagging of prior art semiconductor wafer tape after a semiconductor wafer adhered thereto is cut. The non-flat film of the semiconductor wafer diaphragm preferably has a surface of a convex shape and is either inherently sticky or has an adhesive layer applied to said surface. The semiconductor wafer diaphragm is used by mounting an uncut semiconductor wafer to the diaphragm in the ordinary way thereby collapsing the diaphragm, cutting the semiconductor wafer, thereafter restoring the diaphragm to the original expanded shape of the semiconductor wafer diaphragm, and removing the individually created die.Type: ApplicationFiled: February 2, 1999Publication date: December 6, 2001Inventor: MICHELLE BROYLES
-
Publication number: 20010044190Abstract: A method of fabricating a vertical transistor of a memory cell is disclosed. According to this method, a semiconductor substrate is first provided. A pad layer is formed over the substrate. Then, a deep trench is formed in the substrate. In the deep trench, a trench capacitor is formed, a collar oxide layer is then formed on the sidewalls above the trench capacitor. A first conductive layer is formed above the trench capacitor. A second conductive layer is formed to fill the deep trench. The pad layer, the substrate, the first and the second conductive layers and the collar oxide layer are patterned. A first insulating layer is deposited to form the Shallow Trench Isolation. Both sides of the Shallow Trench Isolation and a portion of the second conductive layer are removed to form a buried strap and an opening. The pad layer is removed. A second insulating layer is formed over the substrate and the buried strap, and is removed after forming a well. A third insulating layer is formed on the substrate.Type: ApplicationFiled: May 15, 2001Publication date: November 22, 2001Inventors: Kuen-Chy Heo, Jeng-Ping Lin
-
Patent number: 6306692Abstract: The present invention discloses a method of manufacturing a thin film transistor, including: depositing an amorphous silicon layer, an insulating layer, and a gate metal layer on a substrate sequentially; patterning the insulating layer and the gate metal layer to form a gate insulating layer and a gate electrode; treating an impurity and a catalyst metal on the amorphous silicon layer using the gate electrode as a mask; and applying a DC voltage to both terminals of the amorphous silicon layer to form a polysilicon layer, the polysilicon layer having source and drain regions and an active area.Type: GrantFiled: May 22, 2000Date of Patent: October 23, 2001Assignee: LG. Philips Lcd., Co. LTDInventors: Seong Moh Seo, Sung Ki Kim
-
Patent number: 6300198Abstract: In order to produce a vertical MOS transistor with optimized gate overlap capacitances, a mesa structure is formed with an upper source/drain region, a channel region and a lower source/drain region. With the aid of chemical/mechanical polishing, an insulation structure is formed which essentially covers the side walls of the lower source/drain region. A gate dielectric and a gate electrode, whose height is essentially equal to the height of the channel region, are formed on the side walls of the channel region.Type: GrantFiled: September 16, 1999Date of Patent: October 9, 2001Assignees: Siemens Aktiengesellschaft, Ruhr-Universität BochumInventors: Thomas Aeugle, Wolfgang Rösner, Dag Behammer
-
Publication number: 20010026964Abstract: In a method of manufacturing a semiconductor device, a first heat treatment for crystallization is conducted after nickel elements are introduced in an amorphous silicon film. Then, after the crystalline silicon film is obtained, a heat treatment is again conducted through the heating method which is identical with the first heat treatment. In this state, HCl or the like is added to the atmosphere to conduct gettering of the nickel elements remaining in the crystalline silicon film. With this process, there can be obtained a crystalline silicon film low in the concentration of the metal elements and high in crystallinity.Type: ApplicationFiled: March 19, 2001Publication date: October 4, 2001Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto, Jun Koyama, Akiharu Miyanaga
-
Publication number: 20010026006Abstract: Improved methods and structures are provided that are lateral to surfaces with a (110) crystal plane orientation such that an electrical current of such structures is conducted in the <110> direction. Advantageously, improvements in hole carrier mobility of approximately 50% can be obtained by orienting the structure's channel in a (110) plane such that the electrical current flow is in the <110> direction. Moreover, these improved methods and structures can be used in conjunction with existing fabrication and processing techniques with minimal or no added complexity. Embodiments of a method of forming an integrated circuit include forming a trench in a silicon wafer. A trench wall of the trench has a (110) crystal plane orientation. A semiconductor device is also formed lateral to the trench wall such that the semiconductor device is capable of conducting an electrical current in a <110> direction. One method of the present invention provides for forming an integrated circuit.Type: ApplicationFiled: May 8, 2001Publication date: October 4, 2001Applicant: Micron Technology, Inc.Inventors: Wendell P. Noble, Leonard Forbes, Alan R. Reinberg
-
Patent number: 6297132Abstract: A process for fabricating a MOSFET device, featuring a narrow lateral delta doping, or a narrow anti-punchthrough region, located in the center of the MOSFET channel region, has been developed. The process features formation of the narrow, anti-punchthrough region, via use of an ion implantation procedure, performed using an opening, comprised with sidewall spacers, as an implant mask. After formation of the narrow, anti-punchthrough region, the sidewall spacers are removed, and a gate insulator layer, and a polysilicon gate structure, are formed in the spacerless opening, defining a channel region wider than the narrow, anti-punchthrough region.Type: GrantFiled: February 7, 2000Date of Patent: October 2, 2001Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Jiong Zhang, Kai Shao, Shao-Fu Sanford Chu
-
Patent number: 6297534Abstract: A first conductivity type active layer having high resistance is provided on an insulation region. A second conductivity type base layer is selectively formed on a surface of the first conductivity type active layer. A first conductivity type source layer is selectively formed on a surface of the second conductivity type base layer. A first conductivity type drain layer is selectively formed on a surface of the first conductivity type active layer. A gate electrode is formed facing, through a gate insulating film, a surface region of the second conductivity type base layer between the first conductivity type source layer and the first conductivity type active layer. A plurality of first and second conductivity type semiconductor regions are formed between the second conductivity type base layer and the first conductivity type drain layer. Each of the second conductivity type semiconductor regions is arranged alternately with each of the first conductivity type semiconductor regions.Type: GrantFiled: October 7, 1999Date of Patent: October 2, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Kawaguchi, Kazutoshi Nakamura, Akio Nakagawa
-
Patent number: 6297080Abstract: A method of crystallizing a silicon film and a method of manufacturing a liquid crystal display apparatus which uses the Joule heat of a heat generating conductive layer to increase the temperature of a silicon film for expediting silicon crystallization includes forming an amorphous silicon film on an insulating substrate, forming a heat generating conductive layer over the amorphous silicon film, and applying a voltage to the heat generating conductive layer wherein electric current flows through the heat generating conductive layer.Type: GrantFiled: November 8, 1999Date of Patent: October 2, 2001Assignee: LG. Philips LCD Co. Ltd.Inventors: Kyung-Eon Lee, Jae-Beom Choi
-
Publication number: 20010024842Abstract: A method of producing an electrically conductive film is provided having excellent conductivity at low cost. The method includes steps of forming a colloid layer on a substrate, and then irradiating the surface of the colloid layer with an energy beam such that higher energy beam absorption occurs in the colloid layer than in the substrate. Preferably, the colloid layer is a metal colloid layer and an electrically conductive film is obtained as the film.Type: ApplicationFiled: February 26, 2001Publication date: September 27, 2001Inventor: Katsuyuki Morii
-
Publication number: 20010024843Abstract: A laser processing apparatus provides a heating chamber, a chamber for laser light irradiation and a robot arm, wherein a temperature of a substrate on which a silicon film to be irradiated with laser light is formed is heated to 450 to 750° C. in the heating chamber followed by irradiating the silicon film with laser light so that a silicon film having a single crystal or a silicon film that can be regarded as the single crystal can be obtained.Type: ApplicationFiled: April 24, 2001Publication date: September 27, 2001Inventors: Satoshi Teramoto, Hisashi Ohtani, Akiharu Miyanaga, Toshiji Hamatani, Shunpei Yamazaki
-
Publication number: 20010023092Abstract: A method of manufacturing a semiconductor device which has a crystalline silicon film comprises the steps of forming crystal nuclei in a surface region of an amorphous silicon film and then growing the crystals from the nuclei by a laser light. Typically the crystal nuclei are silicon crystals or metal suicides having an equivalent structure as silicon crystal.Type: ApplicationFiled: April 24, 2001Publication date: September 20, 2001Inventors: Hisashi Ohtani, Akiharu Miyanaga, Junichi Takeyama
-
Publication number: 20010019861Abstract: The illumination energy of an excimer laser is measured and adjusted to always effect illumination at constant energy. A laser beam output from an optics is reflected by a mirror, and applied to a sample. A beam profiler is disposed behind the mirror to measure the energy of an illumination laser beam. An energy attenuating device disposed between another mirror and the optics is operated based on the measurement value so that the energy of the laser beam applied to the sample is kept constant.Type: ApplicationFiled: March 20, 2001Publication date: September 6, 2001Inventors: Shunpei Yamazaki, Koichiro Tanaka
-
Publication number: 20010018239Abstract: In order to promote an effect of laser annealing in respect of a semiconductor film, moisture is intentionally included in an atmosphere in irradiating laser beam to the semiconductor film by which a temperature holding layer comprising water vapor is formed on the surface of the semiconductor film in irradiating the laser beam and the laser annealing operation can be performed effectively.Type: ApplicationFiled: February 27, 2001Publication date: August 30, 2001Applicant: Semiconductor Energy Laboratory Co., Ltd. a Japanese corporationInventors: Naoto Kusumoto, Shunpei Yamazaki, Koichiro Tanaka
-
Publication number: 20010016376Abstract: A TFT having stable characteristics is obtained by using a crystal silicon film obtained by crystallizing an amorphous silicon film by using nickel. Phosphorus ions are implanted to regions 111 and 112 by using a mask 109. Then, a heat treatment is performed to getter nickel existing in a region 113 to the regions 111 and 112. Then, the mask 109 is side-etched to obtain a pattern 115. Then, the regions 111 and 112 are removed by utilizing the pattern 115 and to pattern the region 113. Thus, a region 116 from which nickel element has been removed is obtained. The TFT is fabricated by using the region 116 as an active layer.Type: ApplicationFiled: December 26, 2000Publication date: August 23, 2001Applicant: Semiconductor Energy Laboratory Co. Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Hideto Ohnuma
-
Publication number: 20010016375Abstract: The present invention discloses a method of manufacturing a polycrysalline silicon layer, comprising: depositing an amorphous silicon layer on a substrate; patterning the amorphous silicon layer to form a semiconductor layer having saw-toothed portions at both sides; and scanning the semiconductor layer from the saw-toothed side portion using a laser beam to form a polycyrstalline silicon layer. The laser beam has a line shape elongated in a perpendicular direction to a scanning direction. The grain size can be larger and the number of grain boundaries is reduced.Type: ApplicationFiled: December 29, 2000Publication date: August 23, 2001Inventor: Myoung-Su Yang
-
Publication number: 20010015470Abstract: A bipolar transistor is vertically isolated from underlying silicon by an isolation layer of conductivity type opposite that of the collector. This isolation layer lies beneath the heavily doped buried layer portion of the collector, and is formed either by ion implantation prior to epitaxial growth of well regions, or by high energy ion implantation into the substrate prior to formation of the well and the heavily doped buried collector layer. Utilization of trench lateral isolation extending into the semiconductor material beyond the isolation layer permits blanket implant of the isolation layer, obviating the need for an additional masking step.Type: ApplicationFiled: February 5, 2001Publication date: August 23, 2001Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Haydn James Gregory
-
Publication number: 20010010952Abstract: A method for producing a color CMOS image sensor including a matrix of pixels (e.g., CMOS APS cells) that are fabricated on a semiconductor substrate. A silicon-nitride layer is deposited on the upper surface of the pixels, and is etched using a reactive ion etching (RIE) process to form microlenses. A protective layer including a lower color transparent layer formed from a polymeric material, a color filter layer and an upper color transparent layer are then formed over the microlenses. Standard packaging techniques are then used to secure the upper color transparent layer to a glass substrate.Type: ApplicationFiled: March 9, 2001Publication date: August 2, 2001Inventor: Irit Abramovich