Vertical Channel Patents (Class 438/156)
-
Patent number: 7473596Abstract: An integrated circuit memory cell includes a combined first capacitor electrode and first transistor source/drain, a second capacitor electrode, a capacitor dielectric between the first and second electrodes, and a vertical transistor above and including the first source/drain. The second source/drain may be included in a digit line inner conductor connecting a digit line to a transistor channel of the vertical transistor. The channel may include a semiconductive upward extension of the combined first electrode and first source/drain. The memory cell may be included in an array of a plurality of such memory cells wherein the second electrode is a common electrode among the plurality. The memory cell may provide a straight-line conductive path between the first electrode and a digit line, the path extending through the vertical transistor.Type: GrantFiled: December 19, 2003Date of Patent: January 6, 2009Assignee: Micron Technology, Inc.Inventor: Alex Paterson
-
Publication number: 20090001352Abstract: Provided is a non-volatile memory device that can be highly integrated and may have a high reliability. Some embodiments of the non-volatile memory device include a first doping layer having a first conductivity on a substrate, a semiconductor pillar extending from the first doping layer on the substrate in an upward direction and having second conductivity opposite to the first conductivity, and a control gate electrode surrounding a sidewall of the semiconductor pillar. Embodiments of the non-volatile memory device may include a charge storage layer interposed between the semiconductor pillar and the control gate electrode and a second doping layer of the first conductivity that is disposed on the semiconductor pillar and is electrically connected to the semiconductor pillar.Type: ApplicationFiled: March 27, 2008Publication date: January 1, 2009Inventors: Jeong-hee Han, Ji-Young Kim, Chung-woo Kim, Kang Long Wang, Siguang Ma
-
Patent number: 7462514Abstract: An object of the present invention is to provide a method for manufacturing a semiconductor device having a semiconductor element capable of reducing a cost and improving a throughput with a minute structure, and further, a method for manufacturing a liquid crystal television and an EL television. According to one feature of the invention, a method for manufacturing a semiconductor device comprises the steps of: forming a light absorption layer over a substrate, forming a first region over the light absorption layer by using a solution, generating heat by irradiating the light absorption layer with laser light, and forming a first film pattern by heating the first region with the heat.Type: GrantFiled: February 18, 2005Date of Patent: December 9, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hiroko Shiroguchi, Yoshiaki Yamamoto
-
Publication number: 20080286913Abstract: Therefore, disclosed above are embodiments of a multi-fin field effect transistor structure (e.g., a multi-fin dual-gate FET or tri-gate FET) that provides low resistance strapping of the source/drain regions of the fins, while also maintaining low capacitance to the gate by raising the level of the straps above the level of the gate. Embodiments of the structure of the invention incorporate either conductive vias or taller source/drain regions in order to electrically connect the source/drain straps to the source/drain regions of each fin. Also, disclosed are embodiments of associated methods of forming these structures.Type: ApplicationFiled: July 30, 2008Publication date: November 20, 2008Applicant: International Business Machines CorporationInventors: Brent A. Anderson, Thomas Ludwig, Edward J. Nowak
-
Publication number: 20080277721Abstract: A fabricating method of a TFT includes first forming a source on a substrate. Then, a first insulation pattern layer is formed to cover parts of the source and the substrate. The first insulation pattern layer has an opening exposing a part of the source. Thereafter, a gate pattern layer is formed on the first insulation pattern layer. Then, the gate pattern layer and a second insulation pattern layer formed thereon surround the opening. Moreover, a second lateral protection wall is formed on an edge of the gate pattern layer in the opening. Afterwards, a channel layer is formed in the opening and covers the second lateral protection wall and the source. Then, a passivation layer with a contact window is formed on the channel layer and the second insulation pattern layer to expose a portion of the channel layer. Thereafter, a drain is formed on the exposed channel layer.Type: ApplicationFiled: December 4, 2007Publication date: November 13, 2008Applicant: AU OPTRONICS CORPORATIONInventors: Wei-Hsiang Lo, Hao-Chieh Lee
-
Patent number: 7439135Abstract: A structure and method of forming a body contact for an semiconductor-on-insulator trench device. The method including: forming set of mandrels on a top surface of a substrate, each mandrel of the set of mandrels arranged on a different corner of a polygon and extending above the top surface of the substrate, a number of mandrels in the set of mandrels equal to a number of corners of the polygon; forming sidewall spacers on sidewalls of each mandrel of the set of mandrels, sidewalls spacers of each adjacent pair of mandrels merging with each other and forming a unbroken wall defining an opening in an interior region of the polygon, a region of the substrate exposed in the opening; etching a contact trench in the substrate in the opening; and filling the contact trench with an electrically conductive material to form the contact.Type: GrantFiled: April 4, 2006Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Ramachandra Divakaruni
-
Publication number: 20080254577Abstract: A field effect device is disclosed which has a body formed of a crystalline semiconductor material and has at least one vertically oriented section and at least one horizontally oriented section. The device is produced in SOI technology by fabricating first a formation of the device in masking insulators, and then transferring this formation through several etching steps into the SOI layer. The segmented field effect device combines FinFET, or fully depleted silicon-on-insulator FETs, type devices with fully depleted planar devices. This combination allows device width control with FinFET type devices. The segmented field effect device gives high current drive for a given layout area. The segmented field effect devices allow for the fabrication of high performance processors.Type: ApplicationFiled: June 20, 2008Publication date: October 16, 2008Applicant: International Business Machines CorporationInventors: Ying Zhang, Bruce B. Doris, Thomas Safron Kanarsky, Meikei Ieong, Jakub Tadeusz Kedzierski
-
Patent number: 7435982Abstract: An apparatus for producing light includes a chamber and an ignition source that ionizes a gas within the chamber. The apparatus also includes at least one laser that provides energy to the ionized gas within the chamber to produce a high brightness light. The laser can provide a substantially continuous amount of energy to the ionized gas to generate a substantially continuous high brightness light.Type: GrantFiled: March 31, 2006Date of Patent: October 14, 2008Assignee: Energetiq Technology, Inc.Inventor: Donald K. Smith
-
Patent number: 7435637Abstract: The present invention relates to a method of forming a quantum wire gate device. The method includes patterning a first oxide upon a substrate. Preferably the first oxide pattern is precisely and uniformly spaced to maximize quantum wire numbers per unit area. The method continues by forming a first nitride spacer mask upon the first oxide and by forming a first oxide spacer mask upon the first nitride spacer mask. Thereafter, the method continues by forming a second nitride spacer mask upon the first oxide spacer mask and by forming a plurality of channels in the substrate that are aligned to the second nitride spacer mask. A dielectric is formed upon the channel length and the method continues by forming a gate layer over the plurality of channels. Because of the inventive method and the starting scale, each of the plurality of channels is narrower than the mean free path of semiconductive electron flow therein.Type: GrantFiled: April 12, 2005Date of Patent: October 14, 2008Assignee: Intel CorporationInventor: Brian Doyle
-
Patent number: 7436019Abstract: A non-volatile memory array has word lines coupled to floating gates, the floating gates having an upper portion that is adapted to provide increased surface area, and thereby, to provide increased coupling to the word lines. Shielding between floating gates is also provided. The upper portion covers part of a lower portion of the floating gate and leaves a part of the lower portion uncovered. A control gate is coplanar with a top surface of the upper portion, a vertical side of the upper portion, and the uncovered portion of the lower portion.Type: GrantFiled: January 12, 2007Date of Patent: October 14, 2008Assignee: SanDisk CorporationInventors: Jeffrey W. Lutze, Tuan Pham, Masaaki Higashitani
-
Patent number: 7432134Abstract: A semiconductor device 100 includes an element-forming region having gate electrode 108 formed therein, and a circumferential region formed in the outer circumference of the element-forming region and having an element-isolating region 118 formed therein. On the main surface of the semiconductor substrate 101, there is formed a parallel pn layer having an N-type drift region 104 and P-type column regions 106 alternately arranged therein. In the circumferential region, there is formed a field electrode 120, but the field electrode 120 is not formed on the P-type column regions 106. The P-type column regions 106 in the circumferential region are formed with a depth larger than or equal to that of the P-type column regions 106 in the element-forming region.Type: GrantFiled: November 21, 2007Date of Patent: October 7, 2008Assignee: NEC Electronics CorporationInventors: Hitoshi Ninomiya, Yoshinao Miura
-
Patent number: 7427547Abstract: A method for manufacturing a three-dimensional high voltage transistor is disclosed. According to the method, lengths and widths of channels are increased while the reducing transistor forming area on plane, and semiconductor devices are completely separated from each other while restraining parasitic capacitance, latch-up phenomena, and formation of field transistors. The three-dimensional high voltage transistor includes an active area of the three-dimensional high voltage transistor formed in the form of a column on predetermined areas of a Silicon-On-Insulator substrate, source and drain formed in the active areas of the three-dimensional high voltage transistor in the depth direction, a channel area formed between the source and the drain in the depth direction, and a column-shaped gate formed at the side of the channel area on the Silicon-On-Insulator substrate.Type: GrantFiled: July 13, 2005Date of Patent: September 23, 2008Assignee: Magnachip Semiconductor, Ltd.Inventors: Sung Kun Park, Lee Young Kim
-
Patent number: 7410844Abstract: A method of fabrication and a field effect device structure are presented that reduce source/drain capacitance and allow for device body contact. A Si based material pedestal is produced, the top surface and the sidewalls of which are oriented in a way to be substantially parallel with selected crystallographic planes of the pedestal and of a supporting member. The pedestal is wet etched with an anisotropic solution containing ammonium hydroxide. The sidewalls of the pedestal become faceted forming a segment in the pedestal with a reduced cross section. The dopant concentration in the reduced cross section segment is chosen to be sufficiently high for it to provide for electrical continuity through the pedestal.Type: GrantFiled: January 17, 2006Date of Patent: August 12, 2008Assignee: International Business Machines CorporationInventors: Yujun Li, Kenneth T. Settlemyer, Jr., Jochen Beintner
-
Patent number: 7388245Abstract: A semiconductor device, which is characterized by that two or more island-shaped semiconductor layers including first and second island-shaped semiconductor layers are formed on the same substrate, at least the first island-shaped semiconductor layer has steps in its side wall so that sectional area of a cross section parallel to the surface of the substrate varies stepwise with respect to height in the vertical direction, the second island-shaped semiconductor layer is different from the first island-shaped semiconductor layer with respect to the presence/absence of a step in the side wall or the number of steps, and each of the first and second island-shaped semiconductor layers provides an element on a stair part of the side wall divided by the steps or on the side wall having no steps.Type: GrantFiled: March 7, 2005Date of Patent: June 17, 2008Assignees: Sharp Kabushiki KaishaInventors: Fujio Masuoka, Takashi Yokoyama, Takuji Tanigami, Shinji Horii
-
Patent number: 7381595Abstract: A method is provided for forming a low-temperature vertical gate insulator in a vertical thin-film transistor (V-TFT) fabrication process. The method comprises: forming a gate, having vertical sidewalls and a top surface, overlying a substrate insulation layer; depositing a silicon oxide thin-film gate insulator overlying the gate; plasma oxidizing the gate insulator at a temperature of less than 400° C., using a high-density plasma source; forming a first source/drain region overlying the gate top surface; forming a second source/drain region overlying the substrate insulation layer, adjacent a first gate sidewall; and, forming a channel region overlying the first gate sidewall, in the gate insulator interposed between the first and second source/drain regions. When the silicon oxide thin-film gate insulator is deposited overlying the gate a Si oxide layer, a low temperature deposition process can be used, so that a step-coverage of greater than 65% can be obtained.Type: GrantFiled: May 26, 2005Date of Patent: June 3, 2008Assignee: Sharp Laboratories of America, Inc.Inventors: Pooran Chandra Joshi, Apostolos T. Voutsas, John W. Hartzell
-
Patent number: 7382024Abstract: A P-type metal oxide semiconductor (PMOS) device can include an N-well that does not extend completely throughout the active region of the PMOS device. For example, the PMOS device can be fabricated using a masking step to provide an N-well having an inner perimeter and an outer perimeter. The inner perimeter of the N-well surrounds at least a portion of the active region of the PMOS device. According to an embodiment, the inner perimeter of the N-well surrounds the entire active region. The PMOS device can include a deep N-well in contact with the N-well.Type: GrantFiled: January 3, 2007Date of Patent: June 3, 2008Assignee: Broadcom CorporationInventors: Akira Ito, Henry K Chen
-
Patent number: 7364971Abstract: A semiconductor device includes a body region, a drift region having a first part and a second part, and a trench gate electrode. The body region is disposed on the drift region. The first and second parts extend in an extending direction so that the second part is adjacent to the first part. The trench gate electrode penetrates the body region and reaches the drift region so that the trench gate electrode faces the body region and the drift region through an insulation layer. The trench gate electrode extends in a direction crossing with the extending direction of the first and second parts. The first part includes a portion near the trench gate electrode, which has an impurity concentration equal to or lower than that of the body region.Type: GrantFiled: February 21, 2006Date of Patent: April 29, 2008Assignee: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Mikimasa Suzuki, Yoshiyuki Hattori
-
Patent number: 7352034Abstract: Methods of forming a semiconductor structure having FinFET's and planar devices, such as MOSFET's, on a common substrate by a damascene approach. A semiconductor fin of the FinFET is formed on a substrate with damascene processing in which the fin growth may be interrupted to implant ions that are subsequently transformed into a region that electrically isolates the fin from the substrate. The isolation region is self-aligned with the fin because the mask used to form the damascene-body fin also serves as an implantation mask for the implanted ions. The fin may be supported by the patterned layer during processing that forms the FinFET and, more specifically, the gate of the FinFET. The electrical isolation surrounding the FinFET may also be supplied by a self-aligned process that recesses the substrate about the FinFET and at least partially fills the recess with a dielectric material.Type: GrantFiled: August 25, 2005Date of Patent: April 1, 2008Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Jack Allan Mandelman, William Robert Tonti
-
Patent number: 7341896Abstract: In a method of manufacturing a vertical MOS transistor, a body region, a trench, a gate oxide film, a gate electrode, a source region, and a body contact region are successively formed in a semiconductor substrate. A first insulating film is deposited over the main surface of the semiconductor substrate and the gate electrode, and the first insulating film is then etched to form side spacers made of the first insulating film on the wall surfaces of the trench so as to overly the gate electrode. A second insulating film is deposited over a main surface of the semiconductor substrate, the gate electrode, and the first insulating film. The second insulating film is then etched back so as to entirely expose the source region and the body contact region. A source metal electrode is formed over the main surface of the semiconductor substrate so as to cover the source region and body contact region.Type: GrantFiled: August 30, 2006Date of Patent: March 11, 2008Assignee: Seiko Instruments Inc.Inventor: Hirofumi Harada
-
Publication number: 20080057634Abstract: A method for forming a semiconductor device of the present invention solves problems in a process for forming a fin type gate including a recess region, such as, a complicated process, low production margin, and difficulty in forming an accurate fin shape. In a process for forming an isolation dielectric film defining an active region, a nitride film pattern is formed in such a manner that the size of the nitride film is adjusted according to line width of a fin portion in a fin type active region formed in a subsequent process step, and an isolation dielectric film is formed in every region except for the nitride film pattern of a semiconductor substrate. Then, a recess is etched, and the isolation dielectric film is removed from a region where the line width of the nitride film pattern was reduced to a certain degree.Type: ApplicationFiled: June 28, 2007Publication date: March 6, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Sang Don Lee
-
Patent number: 7329567Abstract: Vertical field effect transistors having a channel region defined by at least one semiconducting nanotube and methods for fabricating such vertical field effect transistors by chemical vapor deposition using a spacer-defined channel. Each nanotube is grown by chemical vapor deposition catalyzed by a catalyst pad positioned at the base of a high-aspect-ratio passage defined between a spacer and a gate electrode. Each nanotube grows in the passage with a vertical orientation constrained by the confining presence of the spacer. A gap may be provided in the base of the spacer remote from the mouth of the passage. Reactants flowing through the gap to the catalyst pad participate in nanotube growth.Type: GrantFiled: July 13, 2005Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark Charles Hakey, Steven John Holmes, David Vaclav Horak, Peter H. Mitchell, Larry Alan Nesbit
-
Patent number: 7326617Abstract: A method for fabricating a three-dimensional multi-gate device includes steps of providing a semiconductor substrate and forming a silicon fin on the semiconductor substrate, the silicon fin having a top surface and two side surfaces; forming a gate structure on the silicon fin, the gate structure partially covering the top surface and the two side surfaces of the silicon fin, and forming a spacer structure on both sides of the gate structure; forming two doped regions in the silicon fin under both sides of the gate structure; and forming a stress-adjusting layer covering the gate structure.Type: GrantFiled: August 23, 2005Date of Patent: February 5, 2008Assignee: United Microelectronics Corp.Inventors: Wen-Shiang Liao, Wei-Tsun Shiau
-
Patent number: 7323373Abstract: A semiconductor device is formed by patterning a semiconductor layer to create a vertical active region and a horizontal active region, wherein the horizontal active region is adjacent the vertical active region. The semiconductor layer overlies an insulating layer. A spacer is formed adjacent the vertical active region and over a portion of the horizontal active region. At least a portion of the horizontal active region is oxidized to form an isolation region. The spacer is removed. A gate dielectric is formed over the vertical active region after removing the spacer. A gate electrode is formed over the gate dielectric. However, forming the spacer is optional.Type: GrantFiled: January 25, 2006Date of Patent: January 29, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, David C. Sing, Venkat Kolagunta
-
Patent number: 7314783Abstract: A contact line structure for a liquid crystal display device includes a metal line on an array substrate, a silicide layer on the metal line, an insulating layer having a contact hole exposing a first portion of the silicide layer, and a transparent conducting terminal in and on the contact hole, wherein the insulating layer is adjacent to the contact hole.Type: GrantFiled: June 26, 2003Date of Patent: January 1, 2008Assignee: LG.Philips LCD Co., Ltd.Inventors: Dong Hoon Lee, Kwon Shik Park
-
Patent number: 7294563Abstract: A process for conformally doping through the vertical and horizontal surfaces of a 3-dimensional vertical transistor in a semiconductor-on-insulator structure employs an RF oscillating torroidal plasma current to perform either conformal ion implantation, or conformal deposition of a dopant-containing film which can then be heated to drive the dopants into the transistor. Some embodiments employ both conformal ion implantation and conformal deposition of dopant containing films, and in those embodiments in which the dopant containing film is a pure dopant, the ion implantation and film deposition can be performed simultaneously.Type: GrantFiled: December 1, 2004Date of Patent: November 13, 2007Assignee: Applied Materials, Inc.Inventors: Amir Al-Bayati, Kenneth S. Collins, Hiroji Hanawa, Kartik Ramaswamy, Biagio Gallo, Andrew Nguyen
-
Patent number: 7285456Abstract: In a method of fabricating a fin field effect transistor having a plurality of protruding channels, the fin field effect transistor is formed by forming a dummy gate pattern on a first hard mask pattern and a first insulating layer on a semiconductor substrate having an active region pattern, forming a source and drain region in a portion of the active region pattern, forming a plurality of vertically protruding channels between the source and drain region, forming a gate dielectric layer on the active region pattern having the plurality of protruding channels, and forming a gate electrode on the gate dielectric layer.Type: GrantFiled: December 7, 2005Date of Patent: October 23, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Kim, Eun-Jung Yun
-
Patent number: 7279408Abstract: The present invention relates to a semiconductor device and a method for manufacturing the same. The semiconductor device has an embedded interconnect structure in which an electric conductor, such as copper or silver, is embedded in fine recesses formed in a surface of a semiconductor substrate, and also has a protective film formed on surfaces of exposed interconnects that define the interconnect structure, to protect the interconnects. The protective film has a flattened surface.Type: GrantFiled: October 21, 2005Date of Patent: October 9, 2007Assignee: Ebara CorporationInventors: Hiroaki Inoue, Norio Kimura, Xinming Wang, Moriji Matsumoto, Makoto Kanayama
-
Patent number: 7273771Abstract: A core process is described for the manufacture of a Schottky, MOSFET or Accufet, using a plurality of identical manufacturing steps, including spaced trenches, in a single production line, with the device type to be produced being defined at an implant and diffusion stage for forming very low concentration mesas for a Schottky; higher concentration mesas with source regions for Accufet devices and a channel implant and source implant for a vertical conduction MOSFET.Type: GrantFiled: February 9, 2005Date of Patent: September 25, 2007Assignee: International Rectifier CorporationInventor: Daniel M. Kinzer
-
Patent number: 7265417Abstract: A double gated silicon-on-insulator (SOI) MOSFET is fabricated by forming epitaxially grown channels, followed by a damascene gate. The double gated MOSFET features narrow channels, which increases current drive per layout width and provides low out conductance.Type: GrantFiled: June 16, 2004Date of Patent: September 4, 2007Assignee: International Business Machines CorporationInventors: James W. Adkisson, Paul D. Agnello, Arne W. Ballantine, Rama Divakaruni, Erin C. Jones, Edward J. Nowak, Jed H. Rankin
-
Patent number: 7259048Abstract: An architecture for creating a vertical silicon-on-insulator MOSFET. Generally, an integrated circuit structure includes a semiconductor area with a major surface formed along a plane and a first source/drain contact region formed in the surface. A relatively thin single crystalline layer is oriented vertically above the major surface and comprises a first source/drain doped region over which is located a doped channel region, over which is located a second source/drain region. An insulating layer is disposed adjacent said first and said second source/drain regions and said channel region, serving as the insulating material of the SOI device. In another embodiment, insulating material is adjacent only said first and said second source/drain regions. A conductive region is adjacent the channel region for connecting the back side of the channel region to ground, for example, to prevent the channel region from floating.Type: GrantFiled: May 19, 2006Date of Patent: August 21, 2007Assignee: Agere Systems, Inc.Inventors: Samir Chaudhry, Paul Arthur Layman, John Russell McMacken, J. Ross Thomson, Jack Qingsheng Zhao
-
Patent number: 7241649Abstract: A FinFET body contact structure and a method for creating the FinFET body contact structure are disclosed. The body contact structure comprises a wide fin portion of a semiconductor fin, the wide fin portion having a polysilicon polygon shape formed on a top surface of the wide fin portion. The polysilicon polygon shape has a center area having no polysilicon. FinFETs are formed on two vertical surfaces of the wide fin portion and gates of the FinFETs are coupled to the polysilicon polygon shape. Top surfaces of the wide fin portion and the polysilicon polygon shape are silicided. Silicide bridging is prevented by sidewall spacers. All convex angles on the polysilicon polygon shape are obtuse enough to prevent creation of bridging vertices. The center area is doped of an opposite type from a source and a drain of an associated FinFET.Type: GrantFiled: October 29, 2004Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Richard Lee Donze, Karl Robert Erickson, William Paul Hovis, Terrance Wayne Kueper, John Edward Sheets, II, Jon Robert Tetzloff
-
Patent number: 7211961Abstract: There is provided a method of easily forming thin film transistors having the same characteristics in fabricating a differential circuit or a current mirror circuit utilizing two thin film transistors made of a polycrystalline silicon semiconductor. Four each thin film transistors are used in a differential circuit and a current mirror circuit, respectively. The thin film transistors are arranged to be symmetric to each other about a symmetry center instead of using thin film transistors arranged adjacently on the substrate in the respective circuits.Type: GrantFiled: May 2, 2003Date of Patent: May 1, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Jun Koyama
-
Patent number: 7199009Abstract: A method for fabricating a power MOSFET, comprising an epitaxial layer, a gate dielectric layer and a gate layer formed on a substrate, the gate dielectric layer and the gate layer defined to form a gate structure, a stacked mask and the surface of the epitaxial layer partially exposed between the gate structure and the stacked mask, a well region formed in the epitaxial layer and partially under the gate structure and the stacked mask, a source region is formed in the well region between the gate structure and the stacked mask, a patterned dielectric layer exposing the top of the stacked mask formed over the substrate, the stacked mask removed to form a contact opening exposing the surface of the well region partially and a body region formed in the well region under the contact opening.Type: GrantFiled: February 5, 2005Date of Patent: April 3, 2007Assignee: Episil Technologies Inc.Inventor: Hsiu-Wen Hsu
-
Patent number: 7172974Abstract: Provided is a method for forming a fine pattern of a semiconductor device by controlling the amount of flow of a resist pattern, including forming a resist pattern having a predetermined pattern distance on a material layer to be etched, forming a flow control barrier layer on the resist pattern to control the amount of flow during a subsequent resist flow process and to make the profile of the flowed pattern be vertical, optionally forming the flow control barrier layer by coating a material including a water-soluble high-molecular material and a crosslinking agent on the resist pattern, mixing and baking the coated material layer, and processing the resultant structure using deionized water, carrying out the flow resist process to form a hyperfine pattern and etching the lower material layer, and thereby forming fine patterns having the shape of contact holes or lines and spaces to have a critical dimension of about 100 nm or less, even with use of a KrF resist.Type: GrantFiled: June 16, 2003Date of Patent: February 6, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-jun Choi, Young-mi Lee, Woo-sung Han
-
Patent number: 7138302Abstract: An exemplary embodiment relates to a method of FinFET channel structure formation. The method can include providing a compound semiconductor layer above an insulating layer, providing a trench in the compound semiconductor layer, and providing a strained semiconductor layer above the compound semiconductor layer and within the trench. The method can also include removing the strained semiconductor layer from above the compound semiconductor layer, thereby leaving the strained semiconductor layer within the trench and removing the compound semiconductor layer to leave the strained semiconductor layer and form the fin-shaped channel region.Type: GrantFiled: January 12, 2004Date of Patent: November 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, James N. Pan, Jung-Suk Goo
-
Patent number: 7138682Abstract: A thin-film transistor includes a substrate (10), a gate electrode (20) provided on a portion of the substrate, an insulation layer (30) arranged to cover the gate electrode and the substrate, a source or drain (40) provided on the insulation layer in a region corresponding to a region of the gate electrode, a semiconductor layer (50) arranged to cover the source or drain (40) and the insulation layer, a drain or source (60) provided on the semiconductor in a portion of a region corresponding to a region of the source or drain (40) that overlaps with the gate electrode, and a channel (70) formed between the source or drain (40) and the drain or source (60) and having a length defined by a film thickness of the semiconductor layer (50).Type: GrantFiled: December 27, 2002Date of Patent: November 21, 2006Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Toshihide Kamata, Manabu Yoshida
-
Patent number: 7132714Abstract: Provided are a vertical carbon nanotube field effect transistor (CNTFET) and a method of manufacturing the same. The method includes: forming a first electrode on a substrate; forming a stack of multiple layers (“multi-layer stack”) on the first electrode, the multiple layers including first and second buried layers and a sacrificial layer interposed between the first and second buried layers; forming a vertical well into the multi-layer stack; growing a CNT within the well; forming a second electrode connected to the CNT on the multi-layer stack into which the well has been formed; forming a protective layer on the second electrode; removing the sacrificial layer and exposing the CNT between the first and second buried layers; forming a gate insulating layer on the exposed surface of the CNT; and forming a gate enclosing the CNT on the gate insulating layer.Type: GrantFiled: December 13, 2004Date of Patent: November 7, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-ju Bae, Yo-sep Min, Wan-jun Park
-
Patent number: 7115945Abstract: Disclosing is a strained silicon finFET device having a strained silicon fin channel in a double gate finFET structure. The disclosed finFET device is a double gate MOSFET consisting of a silicon fin channel controlled by a self-aligned double gate for suppressing short channel effect and enhancing drive current. The silicon fin channel of the disclosed finFET device is a strained silicon fin channel, comprising a strained silicon layer deposited on a seed fin having different lattice constant, for example, a silicon layer deposited on a silicon germanium seed fin, or a carbon doped silicon layer deposited on a silicon seed fin. The lattice mismatch between the silicon layer and the seed fin generates the strained silicon fin channel in the disclosed finFET device to improve hole and electron mobility enhancement, in addition to short channel effect reduction characteristic inherently in a finFET device.Type: GrantFiled: January 6, 2006Date of Patent: October 3, 2006Assignee: Sharp Laboratories of America, Inc.Inventors: Jong-Jan Lee, Sheng Teng Hsu, Douglas J. Tweet, Jer-Shen Maa
-
Patent number: 7112490Abstract: A programmable storage device includes a first diffusion region underlying a portion of a first trench defined in a semiconductor substrate and a second diffusion region occupying an upper portion of the substrate adjacent to the first trench. The device includes a charge storage stack lining sidewalls and a portion of a floor of the first trench. The charge storage stack includes a layer of discontinuous storage elements (DSEs). Electrically conductive spacers formed on opposing sidewalls of the first trench adjacent to respective charge storage stacks serve as control gates for the device. The DSEs may be silicon, polysilicon, metal, silicon nitride, or metal nitride nanocrystals or nanoclusters. The storage stack includes a top dielectric of CVD silicon oxide overlying the nanocrystals overlying a bottom dielectric of thermally formed silicon dioxide. The device includes first and second injection regions in the layer of DSEs proximal to the first and second diffusion regions.Type: GrantFiled: July 25, 2005Date of Patent: September 26, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Cheong Hong, Chi-Nan Li
-
Patent number: 7109516Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: August 25, 2005Date of Patent: September 19, 2006Assignee: AmberWave Systems CorporationInventors: Thomas A. Langdo, Matthew T. Currie, Glyn Braithwaite, Richard Hammond, Anthony J. Lochtefeld, Eugene A. Fitzgerald
-
Patent number: 7087471Abstract: In a FinFET integrated circuit, the fins are formed with a reduced body thickness in the body area and then thickened in the S/D area outside the body to improve conductivity. The thickening is performed with epitaxial deposition while the lower portion of the gates are covered by a gate cover layer to prevent thickening of the gates at the fin level, which may short the gate to the S/D.Type: GrantFiled: March 15, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventor: Jochen C. Beintner
-
Patent number: 7084018Abstract: A method of reducing buried oxide undercut during FinFET formation includes forming a fin on a buried oxide layer and forming a source region adjacent a first end of the fin and a drain region adjacent a second end of the fin. The method further includes forming a sacrificial oxide layer over the fin and source and drain regions and forming a gate over the fin, wherein the sacrificial oxide layer reduces undercutting of the buried oxide layer during gate formation.Type: GrantFiled: May 5, 2004Date of Patent: August 1, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Shibly S. Ahmed, Bin Yu
-
Patent number: 7078280Abstract: An architecture for creating a vertical silicon-on-insulator MOSFET. Generally, an integrated circuit structure includes a semiconductor area with a major surface formed along a plane and a first source/drain contact region formed in the surface. A relatively thin single crystalline layer is oriented vertically above the major surface and comprises a first source/drain doped region over which is located a doped channel region, over which is located a second source/drain region. An insulating layer is disposed adjacent said first and said second source/drain regions and said channel region, serving as the insulating material of the SOI device. In another embodiment, insulating material is adjacent only said first and said second source/drain regions. A conductive region is adjacent the channel region for connecting the back side of the channel region to ground, for example, to prevent the channel region from floating.Type: GrantFiled: February 6, 2004Date of Patent: July 18, 2006Assignee: Agere Systems Inc.Inventors: Samir Chaudhry, Paul Arthur Layman, John Russell McMacken, J. Ross Thomson, Jack Qingsheng Zhao
-
Patent number: 7075829Abstract: Structures and methods for programmable memory address and decode circuits with low tunnel barrier interpoly insulators are provided. The decoder for a memory device includes a number of address lines and a number of output lines wherein the address lines and the output lines form an array. A number of logic cells are formed at the intersections of output lines and address lines. Each of the logic cells includes a floating gate transistor which includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposing the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of PbO, Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5 and/or a Perovskite oxide tunnel barrier.Type: GrantFiled: August 30, 2001Date of Patent: July 11, 2006Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7074623Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: June 6, 2003Date of Patent: July 11, 2006Assignee: AmberWave Systems CorporationInventors: Anthony J. Lochtefeld, Thomas A. Langdo, Richard Hammond, Matthew T. Currie, Glyn Braithwaite, Eugene A. Fitzgerald
-
Patent number: 7045429Abstract: In a method of manufacturing a semiconductor device, a device including gate electrodes and asymmetric source and drain regions is formed by employing a semiconductor layer structure. The short channel effect is prevented in the resulting device even though the gate electrodes are of a dimension on the order of nanometers. Additionally, the gate electrodes and asymmetric source and drain regions of the semiconductor device may be precisely formed to have dimensions on the nanometer scale because a semiconductor layer structure is used in the process for manufacturing the semiconductor device.Type: GrantFiled: February 2, 2005Date of Patent: May 16, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Jin-Hua Liu, Hee-Sung Kang, Choong-Ryul Ryou
-
Patent number: 7033876Abstract: A trench MIS device is formed in a P-epitaxial layer that overlies an N+ substrate. In one embodiment, the device includes a thick oxide layer at the bottom of the trench and an N-type drain-drift region that extends from the bottom of the trench to the substrate. The thick insulating layer reduces the capacitance between the gate and the drain and therefore improves the ability of the device to operate at high frequencies. Preferably, the drain-drift region is formed at least in part by fabricating spacers on the sidewalls of the trench and implanting an N-type dopant between the sidewall spacers and through the bottom of the trench. The thick bottom oxide layer is formed on the bottom of the trench while the sidewall spacers are still in place. Therefore, in embodiments where the thermal budget of the process is limited following the implant of the drain-drift region, the PN junctions between the drain-drift region and the epitaxial layer are self-aligned with the edges of the thick bottom oxide.Type: GrantFiled: December 19, 2002Date of Patent: April 25, 2006Assignee: Siliconix IncorporatedInventors: Mohamed N. Darwish, King Owyang
-
Patent number: 7026195Abstract: A method for forming a FIN-FET device employs a blanket planarizing layer formed upon a blanket topographic gate electrode material layer. The blanket planarizing layer is patterned and employed as a mask layer for patterning the blanket topographic gate electrode material layer to form a gate electrode. Since the blanket planarizing layer is formed as a planarizing layer, a photoresist layer formed thereupon is formed with enhanced resolution. As a result, the gate electrode is also formed with enhanced resolution. A resulting FIN-FET structure has the patterned planarizing layer formed in an inverted “U” shape upon the gate electrode.Type: GrantFiled: May 21, 2004Date of Patent: April 11, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Long Cheng, Kong-Beng Thei
-
Patent number: 6962843Abstract: A FinFET structure and method of forming a FinFET device. The method includes: (a) providing a semiconductor substrate, (b) forming a dielectric layer on a top surface of the substrate; (c) forming a silicon fin on a top surface of the dielectric layer; (d) forming a protective layer on at least one sidewall of the fin; and (e) removing the protective layer from the at least one sidewall in a channel region of the fin. In a second embodiment, the protective layer is converted to a protective spacer.Type: GrantFiled: November 5, 2003Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6960507Abstract: A vertical double channel silicon-on-insulator (SOI) field-effect-transistor (FET) includes a pair of two vertical semiconductor layers in contact with a pair of parallel shallow trench isolation layers on a substrate, a source, a drain and a channel region on each of the pair of vertical semiconductor layers with corresponding regions on the pair of vertical semiconductor layers facing each other in alignment, a gate oxide on the channel region of both of the pair of the vertical semiconductor layers, and a gate electrode, a source electrode, and a drain electrode electrically connecting the respective regions of the pair of vertical semiconductor layers.Type: GrantFiled: January 20, 2004Date of Patent: November 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Young Kim, Jin-Jun Park