Vertical Channel Patents (Class 438/156)
-
Patent number: 6958275Abstract: Trench MOSFETs and self aligned processes for fabricating trench MOSFETs. These processes produce a higher density of trenches per unit area than can be obtained using prior art masking techniques. The invention self aligns all processing steps (implants, etches, depositions, etc.) to a single mask, thus reducing the pitch of the trenches by the added distances required for multiple masking photolithographic tolerances. The invention also places the source regions and contacts within the side walls of the trenches, thus eliminating the lateral dimensions required, for masking and source depositions or implants from the top surface, from the pitch of the trenches. Various embodiments are disclosed.Type: GrantFiled: March 11, 2003Date of Patent: October 25, 2005Assignee: Integrated Discrete Devices, LLCInventor: Richard A. Metzler
-
Patent number: 6955969Abstract: A method of forming a channel region for a transistor includes forming a layer of silicon germanium (SiGe) above a substrate, forming an oxide layer above the SiGe layer wherein the oxide layer includes an aperture in a channel area and the aperture is filled with a SiGe feature, depositing a layer having a first thickness above the oxide layer and the SiGe feature, and forming source and drain regions in the layer.Type: GrantFiled: September 3, 2003Date of Patent: October 18, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Ihsan J. Djomehri, Jung-Suk Goo, Srinath Krishnan, Witold P. Maszara, James N. Pan, Qi Xiang
-
Patent number: 6949421Abstract: A vertical MOS transistor has a very short channel length that is indirectly defined by the thickness of a layer of semiconductor material or the depths of implants. The transistor has a first (source/drain) region formed in a substrate material, a semiconductor region formed on the first region, and a second (source/drain) region formed in the top surface of the semiconductor region. The distance between the first region and the second region defines the channel length of the transistor.Type: GrantFiled: June 29, 2004Date of Patent: September 27, 2005Assignee: National Semiconductor CorporationInventors: Gobi R. Padmanabhan, Visvamohan Yegnashankaran
-
Patent number: 6917074Abstract: A multiplexer structure includes a semiconductor substrate having a shared diffusion region. A first gate having a first finger and a second finger is disposed on the shared diffusion region, and a second gate having a first finger and a second finger is disposed on the shared diffusion region. A contact for a first input node is disposed on the shared diffusion region between the first and second fingers of the first gate, and a contact for a second input node is disposed on the shared diffusion region between the first and second fingers of the second gate. A contact for a collector node is disposed on the shared diffusion region between the first and second gates. In operation, closing the first gate electrically connects the first input node and the collector node, and closing the second gate electrically connects the second input node and the collector node.Type: GrantFiled: July 23, 2003Date of Patent: July 12, 2005Assignee: Altera CorporationInventor: David Lewis
-
Patent number: 6916692Abstract: The present invention provides a pixel array and a process flow for forming an array of pixel cells that features pixel electrodes having overlapping edges. This overlapping pixel configuration precludes absorption of light in inter-pixel regions that could give rise to the appearance of dark lines between bright reflective pixel electrodes. This pixel arrangement also prevents the disruption of charge stored in underlying capacitor structures due to the penetration of incident light through inter-pixel regions into the underlying substrate.Type: GrantFiled: February 28, 2001Date of Patent: July 12, 2005Assignee: National Semiconductor CorporationInventor: Paul McKay Moore
-
Patent number: 6911383Abstract: The present invention provides an integrated semiconductor circuit containing a planar single gated FET and a FinFET located on the same SOI substrate. Specifically, the integrated semiconductor circuit includes a FinFET and a planar single gated FET located atop a buried insulating layer of an silicon-on-insulator substrate, the planar single gated FET is located on a surface of a patterned top semiconductor layer of the silicon-on-insulator substrate and the FinFET has a vertical channel that is perpendicular to the planar single gated FET. A method of forming a method such an integrated circuit is also provided. In the method, resist imaging and a patterned hard mask are used in trimming the width of the FinFET active device region and subsequent resist imaging and etching are used in thinning the thickness of the FET device area. The trimmed active FinFET device region is formed such that it lies perpendicular to the thinned planar single gated FET device region.Type: GrantFiled: June 26, 2003Date of Patent: June 28, 2005Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Diane C. Boyd, Meikei Ieong, Thomas S. Kanarsky, Jakub T. Kedzierski, Min Yang
-
Patent number: 6911354Abstract: A method and structure of forming a vertical polymer transistor structure is disclosed having a first conductive layer, filler structures co-planar with the first conductive layer, a semiconductor body layer above the first conductive layer, a second conductive layer above the semiconductor body layer, and an etch stop strip positioned between a portion of the first conductive layer and the semiconductor body layer.Type: GrantFiled: October 8, 2003Date of Patent: June 28, 2005Assignee: International Business Machines CorporationInventors: Tricia L. Breen, Lawrence A. Clevenger, Louis L. Hsu, Li-Kong Wang, Kwong Hon Wong
-
Patent number: 6855581Abstract: The present invention relates to a method of fabricating a high-voltage high-power integrated circuit device using a substrate of a SOI structure in which an insulating film and a silicon layer are sequentially stacked on a silicon substrate.Type: GrantFiled: May 23, 2002Date of Patent: February 15, 2005Assignee: Electronics and Telecommunications Research InstituteInventors: Tae Moon Roh, Dae Woo Lee, Yil Suk Yang, Il Yong Park, Sang Gi Kim, Jin Gun Koo, Jong Dae Kim
-
Patent number: 6855603Abstract: The present invention provide a vertical nano-sized transistor using carbon nanotubes capable of achieving high-density integration, that is, tera-bit scale integration, and a manufacturing method thereof, wherein in the vertical nano-sized transistor using carbon nanotubes, holes having diameters of several nanometers are formed in an insulating layer and are spaced at intervals of several nanometers. Carbon nanotubes are vertically aligned in the nano-sized holes by chemical vapor deposition, electrophoresis or mechanical compression to be used as channels. A gate is formed in the vicinity of the carbon nanotubes using an ordinary semiconductor manufacturing method, and then a source and a drain are formed at lower and upper parts of each of the carbon nanotubes thereby fabricating the vertical nano-sized transistor having an electrically switching characteristic.Type: GrantFiled: March 14, 2003Date of Patent: February 15, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Won-bong Choi, Jo-won Lee, Young-hee Lee
-
Patent number: 6833569Abstract: The present invention provides a method for fabricating a planar DGFET having a back gate that is aligned to a front gate. The method of the present invention achieves this alignment by creating a carrier-depleted zone in portions of the back gate. The carrier-depleted zone reduces the capacitance between the source/drain regions and the back gate thereby providing a high-performance self-aligned planar double-gate field effect transistor (DGFET). The present invention also provides a planar DGFET having a back gate that is aligned with the front gate. The front to back gate alignment is achieved by providing a carrier-depleted zone in portions of the back gate.Type: GrantFiled: December 23, 2002Date of Patent: December 21, 2004Assignee: International Business Machines CorporationInventors: Omer H. Dokumaci, Bruce B. Doris, Suryanarayan G. Hegde, Meikei Ieong, Erin C. Jones
-
Patent number: 6815294Abstract: The present invention provide a vertical nano-sized transistor using carbon nanotubes capable of achieving high-density integration, that is, tera-bit scale integration, and a manufacturing method thereof, wherein in the vertical nano-sized transistor using carbon nanotubes, holes having diameters of several nanometers are formed in an insulating layer and are spaced at intervals of several nanometers. Carbon nanotubes are vertically aligned in the nano-sized holes by chemical vapor deposition, electrophoresis or mechanical compression to be used as channels. A gate is formed in the vicinity of the carbon nanotubes using an ordinary semiconductor manufacturing method, and then a source and a drain are formed at lower and upper parts of each of the carbon nanotubes thereby fabricating the vertical nano-sized transistor having an electrically switching characteristic.Type: GrantFiled: March 17, 2003Date of Patent: November 9, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Won-bong Choi, Jo-won Lee, Young-hee Lee
-
Patent number: 6784030Abstract: The illumination energy of an excimer laser is measured and adjusted to always effect illumination at constant energy. A laser beam output from an optics is reflected by a mirror, and applied to a sample. A beam profiler is disposed behind the mirror to measure the energy of an illumination laser beam. An energy attenuating device disposed between another mirror and the optics is operated based on the measurement value so that the energy of the laser beam applied to the sample is kept constant.Type: GrantFiled: April 4, 2003Date of Patent: August 31, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Koichiro Tanaka
-
Patent number: 6770534Abstract: The present invention relates to an ultra small size vertical MOSFET device having a vertical channel and a source/drain structure and a method for the manufacture thereof by using a silicon on insulator (SOI) substrate. To begin with, a first silicon conductive layer is formed by doping an impurity of a high concentration into a first single crystal silicon layer. Thereafter, a second single crystal silicon layer with the impurity of a low concentration and a second silicon conductive layer with the impurity of the high concentration are formed on the first silicon conductive layer. The second single crystal silicon layer and the second silicon conductive layer are vertically patterned into a predetermined configuration. Subsequently, a gate insulating layer is formed on entire surface.Type: GrantFiled: July 11, 2003Date of Patent: August 3, 2004Assignee: Electronics and Telecommunications Research InstituteInventors: Wonju Cho, Seong Jae Lee, Kyoung Wan Park
-
Patent number: 6767775Abstract: All or a part of the thin films such as the silicon film, insulation film and conductive film are formed using liquid materials. The main method includes the steps of forming a coating film by coating the liquid material on the substrate, and heat-treating the coating film for converting it into a desired thin film, thereby enabling the thin film transistor to be manufactured using a cheap manufacturing equipment.Type: GrantFiled: November 30, 2000Date of Patent: July 27, 2004Assignee: Seiko Epson CorporationInventors: Ichio Yudasaka, Tatsuya Shimoda, Shunichi Seki
-
Patent number: 6750095Abstract: A method of producing an integrated circuit having a vertical MOS transistor includes doping a substrate to form a layer adjacent to its surface and forming a lower doped layer serving as the transistor's first source/drain region. The transistor's channel region is formed by doping a central layer above the lower layer. A second source/drain region is formed by doping an upper layer above the central layer. The upper, central and lower layers form a layer sequence having opposed first and second faces. A connecting structure is formed on the first face to electrically connect the channel region and the substrate. The connecting structure laterally adjoins at least the central layer and the lower layer, and extends into the substrate. A gate dielectric and adjacent gate electrode are formed on the second face.Type: GrantFiled: May 29, 2001Date of Patent: June 15, 2004Assignee: Infineon Technologies AGInventors: Emmerich Bertagnoll, Franz Hofmann, Bernd Goebel, Wolfgang Roesner
-
Patent number: 6740910Abstract: The gate region of a field effect transistor comprises at least one through hole wherein a nanoelement is provided which is electrically coupled to the source and the drain. The nanoelement may have the conductance thereof controlled by means of the gate, such that the nanoelement forms a channel region of the field effect transistor.Type: GrantFiled: January 28, 2003Date of Patent: May 25, 2004Assignee: Infineon Technologies AGInventors: Wolfgang Roesner, Richard Johannes Luyken, Johannes Kretz
-
Patent number: 6709904Abstract: An architecture for creating a vertical silicon-on-insulator MOSFET. Generally, an integrated circuit structure includes a semiconductor area with a major surface formed along a plane and a first source/drain contact region formed in the surface. A relatively thin single crystalline layer is oriented vertically above the major surface and comprises a first source/drain doped region over which is located a doped channel region, over which is located a second source/drain region. An insulating layer is disposed adjacent said first and said second source/drain regions and said channel region, serving as the insulating material of the SOI device. In another embodiment, insulating material is adjacent only said first and said second source/drain regions. A conductive region is adjacent the channel region for connecting the back side of the channel region to ground, for example, to prevent the channel region from floating.Type: GrantFiled: September 28, 2001Date of Patent: March 23, 2004Assignee: Agere Systems Inc.Inventors: Samir Chaudhry, Paul Arthur Layman, John Russell McMacken, J. Ross Thomson, Jack Qingsheng Zhao
-
Patent number: 6709936Abstract: The present invention provides a narrow/short high performance MOS device structure that includes a rectangular-shaped semiconductor substrate region having a first conductivity type. A region of dielectric material is formed at the center of the substrate region. Four substrate diffusion regions, each having a second conductivity type opposite the first conductivity type, are formed in the substrate diffusion region in a respective comer of the substrate region. The four diffusion regions are spaced-apart such that a substrate channel region is defined between each adjacent pair of substrate diffusion regions. A common conductive gate electrode is formed to have four fingers, each one of the fingers extending over a corresponding substrate channel region. The fingers of the common conductive gate electrode are spaced-apart from the underlying substrate channel regions by dielectric material formed therebetween.Type: GrantFiled: June 10, 2003Date of Patent: March 23, 2004Assignee: National Semiconductor CorporationInventor: Abdalla Naem
-
Patent number: 6706544Abstract: The light emitting device according to the present invention is characterized in that a gate electrode comprising plurality of conductive films is formed, and concentration of impurity regions in an active layer are adjusted with making use of selectivity of the conductive films in etching and using them as masks. The present invention reduces the number of photolithography steps in relation to manufacturing the TFT for improving yield of the light emitting device and shortening manufacturing term thereof, by which a light emitting device and an electronic appliance are inexpensively provided.Type: GrantFiled: April 19, 2001Date of Patent: March 16, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Fukunaga, Jun Koyama, Kazutaka Inukai
-
Patent number: 6699739Abstract: Measure of forming an EL layer by selectively depositing through evaporation a material for forming the EL layer at a desired location is provided. When a material for forming an EL layer is deposited, a mask (113) is provided between a sample boat (111) and a substrate (110). By applying voltage to the mask (113), the direction of progress of the material for forming the EL layer is controlled to be selectively deposited at a desired location.Type: GrantFiled: March 2, 2001Date of Patent: March 2, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Masaaki Hiroki, Noriko Ishimaru
-
Patent number: 6700151Abstract: A reprogrammable non-volatile memory array and constituent memory cells is disclosed. The semiconductor memory cells each have a data storage element constructed around an ultra-thin dielectric, such as a gate oxide. The gate oxide is used to store information by stressing the ultra-thin dielectric into breakdown (soft or hard breakdown) to set the leakage current level of the memory cell. The memory cell is read by sensing the current drawn by the cell. A suitable ultra-thin dielectric is high quality gate oxide of about 50 Å thickness or less, as commonly available from presently available advanced CMOS logic processes. The memory cells are first programmed by stressing the gate oxide until soft breakdown occurs. The memory cells are then subsequently reprogrammed by increasing the breakdown of the gate oxide.Type: GrantFiled: October 17, 2001Date of Patent: March 2, 2004Assignee: Kilopass Technologies, Inc.Inventor: Jack Zezhong Peng
-
Publication number: 20040029049Abstract: A method for fabricating a Mask ROM with self-aligned coding is described. A plurality of buried bit lines are formed in a substrate, and then a plurality of word lines are formed on the substrate crossing over the buried bit lines with first blocking strips thereon. A plurality of second blocking strips are formed between the word lines and between the first blocking strips, and then the first blocking strips are patterned into an array of blocking bumps, which define a plurality of pre-coding windows with the second blocking strips. A coding mask layer is formed on the substrate with a plurality of coding windows therein exposing selected pre-coding windows, and then a coding implantation is performed to form implanted coding regions in the substrate under the selected pre-coding regions exposed by the coding windows. The coding mask layer is then removed.Type: ApplicationFiled: August 8, 2002Publication date: February 12, 2004Inventors: Chun-Yi Yang, Ta-Hung Yang
-
Patent number: 6689647Abstract: A method for crystallizing an amorphous silicon thin-film is provided, in which amorphous silicon thin-films on a large-area glass substrate for use in a TFT-LCD (TFT-Liquid Crystal Display) are crystallized uniformly and quickly by a scanning method using a linear lamp to prevent deforming of the glass substrate. The crystallization method includes the steps of forming an amorphous silicon thin-film on a glass substrate, and illuminating a linear light beam on the amorphous silicon thin-film from the upper portion of the glass substrate according to a scanning method. The crystallization method is applied to a polycrystalline silicon thin-film transistor manufacturing method including the steps of forming an amorphous silicon thin-film on a glass substrate, and crystallizing the amorphous silicon of the thin-film transistor according to a scanning method using a linear light beam.Type: GrantFiled: January 12, 2001Date of Patent: February 10, 2004Assignee: PT Plus Inc.Inventors: Seungki Joo, Taekyung Kim
-
Patent number: 6673660Abstract: According to the present invention, a semiconductor device to use a SOI substrate performing insulation by a LOCOS method in which an oxide resistivety film provided on a silicon layer is used, includes steps of: implanting impurity in a LOCOS edge which is a silicon layer under bird's beak of the field oxide film with the oxide resistant film as a mask after a field oxide film is formed and forming a high density impurity area having impurity density higher than impurity density of an impurity diffusion layer formed on the silicon layer, and removing a pad oxide film after a heat treatment is performed for the field oxide film after the high density impurity area is formed. Therefore, a method of manufacturing the semiconductor device at a lower cost to suppress occurrence of hump and to prevent a MOSFET characteristic from deteriorating can be provided.Type: GrantFiled: January 31, 2002Date of Patent: January 6, 2004Assignee: Oki Electric Industry Co, Ltd.Inventor: Hirotaka Komatsubara
-
Patent number: 6660590Abstract: The present invention discloses a vertical transistor wherein source/drain regions are formed by using a self-alignment method without using a latest photolithography, channels are formed via a selective epitaxial growth (hereinafter, referred to as ‘SEG’) method and gate oxide films are formed at the both ends of channels to be more efficient than devices having the same channel length, and a method of manufacturing thereof, the vertical transistor comprising: a source region formed on a semiconductor substrate; a drain region formed substantially above the source region; a vertical channel, one end of the channel being contact to the source region and the other end being contact to the drain region; and a gate electrode, formed on the substrate, surrounding the sides of the channel and the drain region, said gate electrode electrically isolated with the source region by a nitride pattern disposed therebetween, isolated with the drain region by a nitride spacer formed on the sidewalls of the draiType: GrantFiled: December 27, 2002Date of Patent: December 9, 2003Assignee: Hynix Semiconductor Inc.Inventor: Kyung Dong Yoo
-
Publication number: 20030219933Abstract: A semiconductor device includes a semiconductor substrate and a semiconductor layer. The semiconductor substrate has a main surface that is an Si{100} surface. The substrate has a trench in the main surface. The semiconductor layer is located on surfaces defining the trench to have common crystallographic planes with the semiconductor substrate. The trench is defined by a bottom surface, two long sidewall surfaces that face each other, and two short sidewall surfaces that face each other. The bottom surface and the long sidewall surfaces are Si{100} surfaces.Type: ApplicationFiled: May 21, 2003Publication date: November 27, 2003Inventors: Shoichi Yamauchi, Hitoshi Yamaguchi, Jun Sakakibara, Nobuhiro Tsuji
-
Patent number: 6638823Abstract: The present invention relates to an ultra small size vertical MOSFET device having a vertical channel and a source/drain structure and a method for the manufacture thereof by using a silicon on insulator (SOI) substrate. To begin with, a first silicon conductive layer is formed by doping an impurity of a high concentration into a first single crystal silicon layer. Thereafter, a second single crystal silicon layer with the impurity of a low concentration and a second silicon conductive layer with the impurity of the high concentration are formed on the first silicon conductive layer. The second single crystal silicon layer and the second silicon conductive layer are vertically patterned into a predetermined configuration. Subsequently, a gate insulating layer is formed on entire surface.Type: GrantFiled: October 15, 2001Date of Patent: October 28, 2003Assignee: Electronics and Telecommunications Research InstituteInventors: Wonju Cho, Seong Jae Lee, Kyoung Wan Park
-
Patent number: 6632723Abstract: A semiconductor device is disclosed, which includes a semiconductor substrate, drain and source regions of a MOS transistor, a gate electrode formed on a surface of a channel region of the MOS transistor trench type element isolation regions in each of which an insulating film is formed on a surface of a trench formed in the surface of the semiconductor substrate, the element isolation regions sandwiching the channel region from opposite sides thereof in a channel width direction, and a conductive material layer for a back gate electrode, which is embedded in a trench of at least one of the element isolation regions, configured to be supplied with a predetermined voltage to make an depletion layer in a region of the semiconductor substrate under the channel region of the MOS transistor or to voltage-control the semiconductor substrate region.Type: GrantFiled: April 26, 2002Date of Patent: October 14, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Watanabe, Takashi Ohsawa, Kazumasa Sunouchi, Yoichi Takegawa, Takeshi Kajiyama
-
Patent number: 6620669Abstract: A vertical power transistor trench-gate semiconductor device has an active area (100) accommodating transistor cells and an inactive area (200) accommodating a gate electrode (25) (FIG. 6). While an n-type layer (14) suitable for drain regions still extends to the semiconductor body surface (10a), gate material (11) is deposited in silicon dioxide insulated (17) trenches (20) and planarised to the top of the trenches (20) in the active (100) and inactive (200) areas. Implantation steps then provide p-type channel-accommodating body regions (15A) in the active area (100) and p-type regions (15B) in the inactive area (200), and then source regions (13) in the active area (100). Further gate material (111) is then provided extending from the gate material (11) in the inactive area (200) and onto a top surface insulating layer (17B) for contact with the gate electrode (25).Type: GrantFiled: May 21, 2002Date of Patent: September 16, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Erwin A. Hijzen, Michael A. A. in't Zandt
-
Publication number: 20030162333Abstract: A method of forming a polycrystalline silicon active layer for use in a thin film transistor is provided. The method includes forming a buffer layer over a substrate, forming an amorphous silicon layer over the buffer layer, applying a catalytic metal to a surface of the amorphous silicon layer, crystallizing the amorphous silicon layer having the catalytic metal thereon into a polycrystalline silicon layer, annealing the polycrystalline silicon layer in an N2 gas atmosphere to stabilize the polycrystalline silicon layer, etching a surface of the polycrystalline silicon layer using an etchant, and patterning the polycrystalline silicon layer to form an island-shaped active layer.Type: ApplicationFiled: December 6, 2002Publication date: August 28, 2003Inventors: Binn Kim, Jong-Uk Bae, Hae-Yeol Kim
-
Publication number: 20030162334Abstract: Contamination of an interface of respective films constituting a TFT due to an contaminant impurity in a clean room atmosphere becomes a great factor to lower the reliability of the TFT. Besides, when an impurity is added to a crystalline semiconductor film, its crystal structure is broken. By using an apparatus for manufacturing a semiconductor device including a plurality of treatment chambers, a treatment can be made without being exposed to a clean room atmosphere in an interval between respective treatment steps, and it becomes possible to keep the interface of the respective films constituting the TFT clean. Besides, by carrying out crystallization after an impurity is added to an amorphous semiconductor film, the breakdown of the crystal structure of the crystalline semiconductor film is prevented.Type: ApplicationFiled: December 20, 2002Publication date: August 28, 2003Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Taketomi Asami, Mitsuhiro Ichijo, Toru Mitsuki, Yoko Kanakubo
-
Patent number: 6602743Abstract: A method of manufacturing a flat display is disclosed. First, a first substrate having a first thickness is provided. The first substrate includes a first display area and a first pad area, and a pad electrode is formed in the first pad area and a passivation layer is formed on the pad electrode. Next, a second substrate having a second thickness is provided. The second substrate includes a second display area and a second pad area, the second display area is opposite to the first display area, and the second pad area is opposite to the first pad area. The first substrate and the second substrate are then sealed by a sealing material. After removing the second pad area of the second substrate, the passivation layer on the first pad area is then removed to expose the pad electrode. At the same time, the thickness of the first substrate is reduced from the first thickness to the third thickness.Type: GrantFiled: July 26, 2001Date of Patent: August 5, 2003Assignee: Au Optronics Corp.Inventor: Jia-Fam Wong
-
Patent number: 6599791Abstract: In a monolithic active matrix circuit that uses offset-gate TFTs in which the gate electrode is offset from the source and drain regions or TFTs whose gate insulating film is formed by vapor deposition, not only an active matrix circuit but also a drive circuit therefor is formed by using P-channel TFTs.Type: GrantFiled: January 13, 1999Date of Patent: July 29, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Yuji Kawasaki
-
Patent number: 6589821Abstract: A method of forming a thin film transistor over a substrate is provided whereby at least one of the source region or the drain region is conductively doped while preventing conductivity doping of the channel region without any masking of the channel region occurring by any separate masking layer.Type: GrantFiled: December 22, 1997Date of Patent: July 8, 2003Assignee: Micron Technology, Inc.Inventor: Monte Manning
-
Patent number: 6566704Abstract: The present invention provide a vertical nano-sized transistor using carbon nanotubes capable of achieving high-density integration, that is, tera-bit scale integration, and a manufacturing method thereof, wherein in the vertical nano-sized transistor using carbon nanotubes, holes having diameters of several nanometers are formed in an insulating layer and are spaced at intervals of several nanometers. Carbon nanotubes are vertically aligned in the nano-sized holes by chemical vapor deposition, electrophoresis or mechanical compression to be used as channels. A gate is formed in the vicinity of the carbon nanotubes using an ordinary semiconductor manufacturing method, and then a source and a drain are formed at lower and upper parts of each of the carbon nanotubes thereby fabricating the vertical nano-sized transistor having an electrically switching characteristic.Type: GrantFiled: June 27, 2001Date of Patent: May 20, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Won-bong Choi, Jo-won Lee, Young-hee Lee
-
Patent number: 6544824Abstract: A method of manufacturing a vertical transistor. A doped region is formed in a substrate. We form sequentially on the substrate: a first spacer dielectric layer, a first gate electrode, a second spacer dielectric layer, a second gate electrode and a third spacer dielectric layer. A trench is formed through the first spacer dielectric layer, the first gate electrode, the second spacer dielectric layer, the second gate electrode and the third spacer dielectric layer. The trench has sidewalls. A gate dielectric layer is formed over the sidewalls of the trench. We form sequentially, in the trench: a first doped layer, a first channel layer, a second doped layer, a third doped layer, a second channel layer, and a fourth doped layer. A cap layer is formed over the structure. Contacts are preferably formed to the doped region, doped layers and gate electrodes.Type: GrantFiled: January 3, 2002Date of Patent: April 8, 2003Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Yelehanka Pradeep, Jia Zhen Zheng, Lap Chan, Elgin Quek, Ravi Sundaresan, Yang Pan, James Lee Yong Meng, Ying Keung
-
Patent number: 6541315Abstract: Concentration of metal element which promotes crystallization of silicon and which exists within a crystal silicon film obtained by utilizing the metal element is reduced. A first heat treatment for crystallization is implemented after introducing nickel to an amorphous silicon film. Then, after obtaining the crystal silicon film, another heat treatment is implemented within an oxidizing atmosphere at a temperature higher than that of the previous heat treatment. A thermal oxide film is formed in this step. At this time, gettering of the nickel element into the thermal oxide film takes place. Then, the thermal oxide film is removed. Thereby, a crystal silicon film having low concentration of the metal element and a high crystalinity can be obtained.Type: GrantFiled: February 21, 2001Date of Patent: April 1, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto, Jun Koyama, Yasushi Ogata, Masahiko Hayakawa, Mitsuaki Osame
-
Patent number: 6537920Abstract: A method of forming a vertical transistor in an integrated circuit using copolymer lithography includes providing a dielectric layer over a semi-conductor substrate and depositing a layer of copolymer over the dielectric layer. The copolymer has a first polymer type and a second polymer type. The method further includes removing a portion of the first polymer type from the copolymer layer to form a void in the copolymer layer and removing a portion of the dielectric layer underlying the void to form an aperture in the dielectric layer. The method further includes providing a semiconductor material in the aperture.Type: GrantFiled: March 16, 2001Date of Patent: March 25, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Zoran Krivokapic
-
Patent number: 6521491Abstract: A method for fabricating an LCD device provided with an active region where a plurality of gate lines are arranged to cross a plurality of data lines so as to define a pixel region, and a cutting region between a pad part of the gate line and a shorting bar, the method includes the steps of forming a gate line including a gate electrode in the active region on a substrate and forming a gate metal pattern for connecting the gate line and the shorting bar in the cutting region, forming an insulating film on an entire surface of the active and cutting regions, forming a TFT provided with source and drain electrodes in the active region, depositing a passivation film on an entire surface of the active region and forming a contact hole at a drain electrode of the TFT and the gate metal pattern, forming a transparent electrode for electrically connecting to the drain electrode through contact hole, selectively etching the transparent electrode so that only a pixel electrode remains in the active region and the gateType: GrantFiled: December 28, 2001Date of Patent: February 18, 2003Assignee: LG.Philips LCD Co., Ltd.Inventors: Hyung Chan Lee, Youn Bo Lee, Gi Bum Park, Ii Nam Song, Beung Hwa Jeong
-
Publication number: 20030027413Abstract: The invention describes a method for forming an adhesive layer on copper. A copper layer (120) is formed as part of the metal interconnect structure of an integrated circuit. An adhesive layer (130) is formed on the copper layer (120) and a second layer (140) is formed on the adhesive layer (130). Any number of dielectric layers or non-dielectric layers are then formed over the second layer (140).Type: ApplicationFiled: August 1, 2001Publication date: February 6, 2003Inventor: Ting Tsui
-
Patent number: 6506638Abstract: A method of manufacturing a vertical transistor. The vertical transistor utilizes a deposited amorphous silicon layer to form a source region. The vertical gate transistor includes a double gate structure for providing increased drive current. A wafer bonding technique can be utilized to form the substrate.Type: GrantFiled: October 12, 2000Date of Patent: January 14, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Bin Yu
-
Patent number: 6503771Abstract: A semiconductor device including a conductive substrate or a first conductive layer formed on the substrate, a non-single-crystal semiconductor layer member is disposed on the conductive substrate or the conductive layer, the non-single-crystal semiconductor layer member having at least one intrinsic, non-single-crystal semiconductor layer, and a second conductive layer disposed on the non-single-crystal semiconductor layer. The intrinsic non-single-crystal semiconductor layer contains sodium and oxygen in very low concentrations where each concentration is 5×1018 atoms/cm3 or less.Type: GrantFiled: October 26, 1999Date of Patent: January 7, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6500736Abstract: A method of crystallizing amorphous silicon using a metal catalyst. More specifically, the method includes forming an amorphous silicon layer over a substrate, forming a plurality of metal clusters on the amorphous silicon film, forming a heat insulating layer on the amorphous silicon layer including the metal clusters, disposing a pair of electrodes on the heat insulating layer, simultaneously applying a thermal treatment and a voltage to crystallize the amorphous silicon, and removing the heat insulating layer including the electrodes from the substrate.Type: GrantFiled: December 3, 2001Date of Patent: December 31, 2002Assignee: LG.Philips LCD Co., Ltd.Inventors: Hae-Yeol Kim, Binn Kim, Joon-young Yang, Sang-Soo Han
-
Patent number: 6498058Abstract: An SOI pass-gate disturb solution for an N-type MOSFET wherein a resistor is connected between the gate and the body of the FET to eliminate the disturb condition. The FET is fabricated in a substrate having a source, a drain and a gate, wherein the body of the field effect transistor is electrically floating and the transistor is substantially electrically isolated from the substrate. A high resistance path is provided coupling the electrically floating body of the FET to the gate, such that the body discharges to a low state before significant thermal charging can occur when the gate is low, and thus prevents the accumulation of a charge on the body when the transistor is off. The resistance of the high resistance path is preferably approximately 1010 Ohms−um divided by the width of the pass-gate.Type: GrantFiled: May 24, 2000Date of Patent: December 24, 2002Assignee: International Business Machines CorporationInventors: Andres Bryant, Edward J. Nowak, Minh H. Tong
-
Publication number: 20020192883Abstract: A method for fabricating thin film transistor-LCD is disclosed, wherein a pixel electrode and a gate metal in a cutting region of a pad part can be eliminated through two steps of etching in the same process.Type: ApplicationFiled: December 28, 2001Publication date: December 19, 2002Applicant: LG. PHILIPS LCD CO., LTD.Inventors: Hyung Chan Lee, Youn Bo Lee, Gi Bum Park, II Nam Song, Beung Hwa Jeong
-
Publication number: 20020168807Abstract: A method for fabricating a thin film pattern including forming a pattern made of an organic molecule film on a substrate; supplying a solution for forming a thin film onto the organic molecule film pattern; and selectively forming the thin film on the organic molecule film pattern.Type: ApplicationFiled: March 30, 2001Publication date: November 14, 2002Inventor: Shunichi Seki
-
Patent number: 6475869Abstract: A method of manufacturing an integrated circuit with a channel region containing germanium. The method can provide a double planar gate structure. The gate structure can be provided over lateral sidewalls of channel region. The semiconductor material containing germanium can increase the charge mobility associated with the transistor. An epitaxy process can form the channel region. A silicon-on-insulator can be used.Type: GrantFiled: February 26, 2001Date of Patent: November 5, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Bin Yu
-
Patent number: 6468866Abstract: A MOS technology power device comprises a semiconductor material layer of a first conductivity type, a conductive insulated gate layer covering the semiconductor material layer, and a plurality of elementary functional units. The conductive insulated gate layer includes a first insulating material layer placed above the semiconductor material layer, a conductive material layer placed above the first insulating material layer, and a second insulating material layer placed above the conductive material layer. Each elementary functional unit includes an elongated body region of a second conductivity type formed in the semiconductor material layer. Each elementary functional unit further includes an elongated window in the insulated gate layer extending above the elongated body region. Each elongated body region includes a source region doped with dopants of the first conductivity type, intercalated with a portion of the elongated body region wherein no dopant of the first conductivity type are provided.Type: GrantFiled: October 26, 1999Date of Patent: October 22, 2002Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelectronics nel MezsogianoInventors: Ferruccio Frisina, Angelo Magri, Giuseppe Ferla, Richard A. Blanchard
-
Patent number: 6468844Abstract: A preparation method of a semiconductor device comprising a substrate having formed thereon plural semiconductor elements formed in a matrix form and plural pixel electrodes each connected to each semiconductor element and a liquid crystal layer held on the substrate, comprising a step of forming the plural pixel electrodes on an interlayer dielectric, a step of heat-treating the plural electrodes to form hillocks and whiskers on the surfaces of the electrodes, and a step of removing the hillocks and the whiskers to flatten the electrode surfaces. The semiconductor device is suitably used for, for example, a reflection type LCD apparatus with pixel electrodes having a good light reflectance and a high anti-brittleness.Type: GrantFiled: January 5, 2000Date of Patent: October 22, 2002Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yoshiharu Hirakata
-
Patent number: RE38266Abstract: An object of the present invention is to provide a technology of reducing a nickel element in the silicon film which is crystallized by using nickel. An extremely small amount of nickel is introduced into an amorphous silicon film which is formed on the glass substrate. Then this amorphous silicon film is crystallized by heating. At this time, the nickel element remains in the crystallized silicon film. Then an amorphous silicon film is formed on the surface of the silicon film crystallized with the action of nickel. Then the amorphous silicon film is further heat treated. By carrying out this heat treatment, the nickel element is dispersed from the crystallized silicon film into the amorphous silicon film with the result that the nickel density in the crystallized silicon film is lowered.Type: GrantFiled: April 20, 2001Date of Patent: October 7, 2003Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Akiharu Miyanaga, Satoshi Teramoto