Source-to-gate Or Drain-to-gate Overlap Patents (Class 438/159)
-
Patent number: 7598526Abstract: It is an object to reduce the effect of a characteristic of the edge portion of a channel forming region in a semiconductor film, on a transistor characteristic. An island-like semiconductor film is formed over a substrate, and a conductive film forming a gate electrode provided over the island-like semiconductor film with a gate insulating film interposed therebetween, is formed over the semiconductor film. In the semiconductor film, a channel forming region, a first impurity region forming a source or drain region, and a second impurity region are provided. The channel forming region is provided in a region which overlaps with the gate electrode crossing the island-like semiconductor film, the first impurity region is provided so as to be adjacent to the channel forming region, and the second impurity region is provided so as to be adjacent to the channel forming region and the first impurity region.Type: GrantFiled: March 5, 2007Date of Patent: October 6, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiromichi Godo
-
Patent number: 7588975Abstract: A method of manufacturing a pixel structure controlled by a data line and a scan line is provided. A gate electrode electrically coupled to the scan line is formed on a substrate and a first dielectric layer covering the scan line and the gate electrode is formed. A first and a second semiconductor layer are formed on the dielectric layer and a source/drain and a patterned conductor layer are formed. A second dielectric layer is formed on the substrate to cover the data line, the resistance line and the source/drain. A first pixel electrode and a second pixel electrode are formed on the second dielectric layer and these two pixel electrodes are separated from each other; wherein the first pixel electrode is electrically connected to one of the source/drain while the second pixel electrode is electrically connected to another of the source/drain through the resistance wire.Type: GrantFiled: January 7, 2007Date of Patent: September 15, 2009Assignee: Au Optronics CorporationInventor: Han-Chung Lai
-
Patent number: 7560293Abstract: The reliability of a GOLD structure TFT depends on an impurity concentration in its gate-overlapped region. Thus, it is an object of the present invention to obtain a resistance distribution corresponding to a tapered shape of a gate electrode in a gate-overlapped region. According to the present invention, plural TEGs are manufactured as Lov resistance monitors in which mask alignment is misaligned with several ?m interval to perform a resistance measurement on each of the TEGs. Consequently, a resistance distribution corresponding to a tapered shape can be obtained in a channel forming region, a gate-overlapped region and a source/drain region.Type: GrantFiled: July 19, 2007Date of Patent: July 14, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Etsuko Asano, Osamu Nakamura, Masayuki Sakakura
-
Patent number: 7553707Abstract: The invention provides a novel technology where a TFT array substrate for a display device is formed with three photomasks. The invention is achieved by using the novel technology in combination with a well-known four-masks process. For the novel technology, during the lithography process where a photosensitive acrylic resin film is used to make contacts, taper patterns required for general through holes are formed simultaneously with a fine pattern formed in a light shielding area that is tapered more approximately to vertical, using a photomask with phase-shift effect. Thus the pixel electrode pattern can be separated without using lithography process in subsequent processes.Type: GrantFiled: February 9, 2006Date of Patent: June 30, 2009Assignees: Quanta Display, Inc., Quanta Display Japan, Inc.Inventors: Shigekazu Horino, Chun-hao Tung, Hsien-kai Tseng
-
Patent number: 7547930Abstract: Structure and methods of fabrication are disclosed for an enhanced FET devices in which dopant impurities are prevented from diffusing through the gate insulator. The structure comprises a Si:C, or SiGe:C, layer which is sandwiched between the gate insulator and a layer which is doped with impurities in order to provide a preselected work function. It is further disclosed how this, and further improvements for FET devices, such as raised source/drain and multifaceted gate on insulator, MODFET on insulator are integrated with strained Si based layer on insulator technology.Type: GrantFiled: January 11, 2008Date of Patent: June 16, 2009Assignee: International Business Machines CorporationInventor: Jack Oon Chu
-
Patent number: 7532270Abstract: A method for manufacturing a liquid crystal display that provides a wide viewing angle and in which its manufacturing processes are shortened and high reliability is provided. The method includes the steps of forming a gate electrode metal layer and forming a gate electrode by patterning using photolithography; forming an interlayer insulating film, an a?Si layer, an n+ a?Si layer, and a drain electrode metal layer and forming a drain line and an island by performing patterning, ashing processing, reflow processing using photolithography, and peeling; forming an insulating film on a transparent insulating substrate and forming an insulating film contact used to provide a connection to a source electrode of an island at a specified position by patterning or a printing method; forming a transparent conductive film and forming a pixel electrode and common electrode by patterning using photolithography.Type: GrantFiled: January 25, 2008Date of Patent: May 12, 2009Assignee: NEC LCD Technologies, Ltd.Inventors: Yoshiaki Hashimoto, Hiroaki Tanaka, Shigeru Kimura, Syuusaku Kido
-
Patent number: 7527994Abstract: The present invention provides amorphous silicon thin-film transistors and methods of making such transistors for use with active matrix displays. In particular, one aspect of the present invention provides transistors having a structure based on a channel passivated structure wherein the amorphous silicon layer thickness and the channel length can be optimized. In another aspect of the present invention thin-film transistor structures that include a contact enhancement layer that can provide a low threshold voltage are provided.Type: GrantFiled: September 1, 2004Date of Patent: May 5, 2009Assignee: Honeywell International Inc.Inventors: Kalluri R. Sarma, Charles S. Chanley
-
Patent number: 7524711Abstract: The present invention discloses a method of manufacturing an image TFT array and a structure thereof. A substrate is provided. At least one first line, a lower electrode, a pad electrode, a common electrode and a first electrode connected with the first line are defined simultaneously by etching a first conductive layer. At least one second line intersecting the first line, an upper electrode corresponding to the lower electrode, a second electrode connected with the second line and a third electrode connected with the upper electrode are defined simultaneously by etching a second conductive layer applied to cover the substrate and above the first conductive layer.Type: GrantFiled: October 20, 2005Date of Patent: April 28, 2009Assignee: HannStar Display Corp.Inventor: Chih-Chieh Lan
-
Patent number: 7504290Abstract: Simplified method of manufacturing liquid crystal displays. A gate wire including a gate line, a gate pad and a gate electrode is formed on the substrate by using the first mask. A gate insulating layer, a semiconductor layer, a ohmic contact layer and a metal layer are sequentially deposited to make a quadruple layers, and patterned by a dry etch of using the second mask. At this time, the quadruple layers is patterned to have a matrix of net shape layout and covering the gate wire. An opening exposing the substrate is formed in the display area and a contact hole exposing the gate pad is formed in the peripheral area. Next, ITO is deposited and a photoresist layer coated on the ITO. Then, the ITO layer is patterned by using the third mask and a dry etch, and the data conductor layer and the ohmic contact layer not covered by the ITO layer is dry etched.Type: GrantFiled: May 18, 2007Date of Patent: March 17, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Mun-Pyo Hong, Woon-Yong Park, Jong-Soo Yoon
-
Patent number: 7488632Abstract: A thin film transistor (TFT) substrate is fabricated in three mask processes. In a first mask process, a gate line and a gate electrode are formed. In a second mask process, a data line, a source electrode, a drain electrode, a semiconductor layer, and a first upper storage electrode overlapping the gate line are formed from a gate insulating film, undoped and doped amorphous silicon layers, and a data metal layer. In a third mask process, a pixel hole is formed through protective and gate insulating films within and outside a pixel area, the first upper storage electrode is partially removed, a pixel electrode contacts a side of the drain electrode within the pixel hole at the pixel area, and a second upper storage electrode contacts a side of the first upper storage electrode in the pixel hole outside the pixel area.Type: GrantFiled: March 2, 2007Date of Patent: February 10, 2009Assignee: LG Display Co., Ltd.Inventors: Byung Chul Ahn, Soon Sung Yoo, Heung Lyul Cho
-
Patent number: 7488634Abstract: A method for fabricating a flash memory device is disclosed that improves hot carrier injection efficiency by forming a gate after forming source and drain implants using a sacrificial insulating layer pattern, which includes forming a sacrificial insulating pattern layer over a flash memory channel region of a semiconductor substrate; forming source and drain regions in the semiconductor substrate by ion implantation using the sacrificial insulating pattern layer as a mask; removing portions of the sacrificial insulating pattern layer; sequentially forming an ONO-type dielectric layer and a gate material layer; selectively etching the gate material layer and at least part of the gate dielectric layer to form a gate; and forming gate sidewall spacers at sides of the gate.Type: GrantFiled: May 3, 2005Date of Patent: February 10, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Eun Jong Shin
-
Publication number: 20080308808Abstract: An exemplary TFT array substrate includes an insulating substrate, a gate electrode provided on the insulating substrate, a gate insulating layer covering the gate electrode and the insulating layer, an amorphous silicon (a-Si) pattern formed on the gate insulating layer, a heavily doped a-Si pattern formed on the a-Si pattern, a source electrode formed on the gate insulating layer and the heavily doped a-Si pattern and a drain electrode formed on the gate insulating layer and the heavily doped a-Si pattern. The source electrode and the drain electrode are isolated by a slit formed between the source electrode and the drain electrode, and the a-Si pattern includes a high resistivity portion corresponding to the slit whose resistance is higher than a resistance of the a-Si material.Type: ApplicationFiled: June 16, 2008Publication date: December 18, 2008Inventors: Chih-Chieh Hsu, Shuo-Ting Yan
-
Patent number: 7459354Abstract: The crystallization method by laser light irradiation forms a multiplicity of convexes (ridges) in the surface of an obtained crystalline semiconductor film, deteriorating film quality. Therefore, it is a problem to provide a method for forming a ridge-reduced semiconductor film and a semiconductor device using such a semiconductor film. The present invention is characterized by heating a semiconductor film due to a heat processing method (RTA method: Rapid Thermal Anneal method) to irradiate light emitted from a lamp light source after crystallizing the semiconductor film by laser light, thereby reducing the ridge.Type: GrantFiled: July 23, 2004Date of Patent: December 2, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma, Tamae Takano, Toru Mitsuki
-
Publication number: 20080227243Abstract: According to an embodiment, a method of fabricating a thin film transistor comprises forming a gate electrode on a substrate; forming a gate insulating layer on the gate electrode; forming a semiconductor layer on the gate insulating layer, the semiconductor layer corresponding to the gate electrode; forming first and second barrier patterns on the semiconductor layer, the first and second barrier patterns including copper nitride; and forming source and drain electrodes on the first and second barrier patterns, respectively, the source and drain electrodes including pure copper.Type: ApplicationFiled: December 27, 2007Publication date: September 18, 2008Inventors: Hee-Jung YANG, Dong-sun KIM, Du-Seok OH, Won-Joon HO
-
Patent number: 7413940Abstract: A fabrication method of a TFT includes successively forming four thin films containing a first conductive layer, an insulation layer, a semiconductor layer, and a second conductive layer on a substrate, performing a first PEP process to pattern the four thin films for forming a semiconductor island and a gate electrode with the semiconductor layer and the first conductive layer respectively. Then, a laser ablation process is performed to define a channel pattern in the four thin films and remove a portion of the second conductive layer so that unconnected source electrode and drain electrode are formed with the second conductive layer.Type: GrantFiled: September 11, 2006Date of Patent: August 19, 2008Assignee: AU Optronics Corp.Inventor: Han-Tu Lin
-
Patent number: 7407846Abstract: The present method prevents malfunctions in switching caused by a light leakage current in an active matrix type thin film transistor substrate for a liquid crystal display and prevents display failures, by selectively disposing a self assembled monolayer film in a gate electrode-projected region of the surface of an insulator film with high definition, and by selectively improving the orientation order of an organic semiconductor film only in the gate electrode-projected region without improving the order at an irradiated portion with light outside the gate electrode-projected region.Type: GrantFiled: February 8, 2007Date of Patent: August 5, 2008Assignee: Hitachi, Ltd.Inventors: Masahiko Ando, Masatoshi Wakagi, Hiroshi Sasaki
-
Patent number: 7405113Abstract: A thin film transistor is provided, including a substrate, a gate, a first dielectric layer, a channel layer, a source/drain and a second dielectric layer. The gate is disposed on the substrate, and the gate and the substrate are covered with the first dielectric layer. The channel layer is at least disposed on the first dielectric layer above the gate. The source/drain is disposed on the channel layer. The source/drain includes a first barrier layer, a conductive layer and a second barrier layer. The first barrier layer is disposed between the conductive layer and the channel layer. The conductive layer is covered with the first barrier layer and the second barrier layer. The source/drain is covered with the second dielectric layer. Accordingly, the variation of electric characters can be reduced. Moreover, a method for fabricating a thin film transistor is also provided.Type: GrantFiled: August 1, 2007Date of Patent: July 29, 2008Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Chuan-Yi Wu, Chin-Chuan Lai, Yung-Chia Kuan, Wei-Jen Tai
-
Publication number: 20080157088Abstract: An exemplary TFT array substrate includes: an insulating substrate (201), a gate line (23) and a repair structure (272) arranged on the insulating substrate, a gate insulating layer (204) covering the gate line and the repair structure; a data line (27) arranged on the gate insulating layer corresponding to the repair structure, which is insulated from the gate line and intersects with the gate line. The repair structure has a gap (274). The gap of the repair structure is located at where the repair structure overlapping to the gate line.Type: ApplicationFiled: December 28, 2007Publication date: July 3, 2008Inventors: Hung-Yu Chen, Tsau-Hua Hsieh, Jia-Pang Pan
-
Patent number: 7374982Abstract: A high voltage MOS transistor with a gate extension that has a reduced electric field in the drain region near the gate is provided. The high voltage MOS transistor includes a first and second gate layers, and a dielectric layer between the gate layers. The first and second gate layers are electrically coupled togther and form the gate of the transistor. The second gate layer extends over the drain of the transistor above the dielectric and gate oxide layers to form the gate extension. The gate extension reduces the peak electric field in the drain by providing a wide area for the voltage to drop between the drain and the gate of the transistor. The dielectric layer also reduces the peak electric field in the drain near the gate by providing insulation between the gate and the drain. A lower electric field in the drain reduces the impact generation rate of carriers.Type: GrantFiled: June 28, 2004Date of Patent: May 20, 2008Assignee: Linear Technology CorporationInventor: Francois Hebert
-
Patent number: 7364697Abstract: Methods and apparatus for screening diverse arrays of materials using infrared imaging techniques are provided. Typically, each of the individual materials on the array will be screened or interrogated for the same material characteristic. Once screened, the individual materials may be ranked or otherwise compared relative to each other with respect to the material characteristic under investigation. According to one aspect, infrared imaging techniques are used to identify the active sites within an array of compounds by monitoring the temperature change resulting from a reaction. This same technique can also be used to quantify the stability of each new material within an array of compounds. According to another aspect, identification and characterization of condensed phase products is achieved, wherein library elements are activated by a heat source serially, or in parallel.Type: GrantFiled: January 27, 2005Date of Patent: April 29, 2008Assignee: Symyx Technologies, Inc.Inventors: Eric W. McFarland, William Archibald
-
Patent number: 7358122Abstract: Structure and methods of fabrication are disclosed for an enhanced FET devices in which dopant impurities are prevented from diffusing through the gate insulator. The structure comprises a Si:C, or SiGe:C, layer which is sandwiched between the gate insulator and a layer which is doped with impurities in order to provide a preselected workfunction. It is further disclosed how this, and further improvements for FET devices, such as raised source/drain and multifaceted gate on insulator, MODFET on insulator are integrated with strained Si based layer on insulator technology.Type: GrantFiled: February 25, 2005Date of Patent: April 15, 2008Assignee: International Business Machines CorporationInventor: Jack Oon Chu
-
Patent number: 7355225Abstract: An apparatus (200) such as a semiconductor device comprises a gate electrode (201) and at least a first electrode (202). The first electrode preferably has an established perimeter that at least partially overlaps with respect to the gate electrode to thereby form a corresponding transistor channel. In a preferred approach the first electrode has a surface area that is reduced notwithstanding the aforementioned established perimeter. This, in turn, aids in reducing any corresponding parasitic capacitance. This reduction in surface area may be accomplished, for example, by providing openings (203) through certain portions of the first electrode.Type: GrantFiled: October 26, 2005Date of Patent: April 8, 2008Assignee: Motorola, Inc.Inventors: Paul W. Brazis, Daniel R. Gamota, Krishna Kalyanasundaram, Jie Zhang
-
Patent number: 7344928Abstract: A self-aligned, thin-film, top-gate transistor and method of manufacturing same are disclosed. A first print-patterned mask is formed over a metal layer by digital lithography, for example by printing with a phase change material using a droplet ejector. The metal layer is then etched using the first print-patterned mask to form source and drain electrodes. A semiconductive layer and an insulative layer are formed thereover. A layer of photosensitive material is then deposited and exposed through the substrate, with the source and drain electrodes acting as masks for the exposure. Following development of the photosensitive material, a gate metal layer is deposited. A second print-patterned mask is then formed over the device, again by digital lithography. Etching and removal of the photosensitive material leaves the self-aligned top-gate electrode.Type: GrantFiled: July 28, 2005Date of Patent: March 18, 2008Assignee: Palo Alto Research Center IncorporatedInventors: William S. Wong, Rene A. Lujan, Eugene M. Chow
-
Patent number: 7312112Abstract: A fabrication process for transistor array substrates of different sizes on a common substrate provides quality control, yield, and space efficiency advantages. In particular, a four-mask process, including a mask with diffraction slits, may be employed to fabricate transistors that share common channel characteristics for each of the transistor array substrates.Type: GrantFiled: July 6, 2005Date of Patent: December 25, 2007Assignee: LG. Philips LCD Co., LtdInventors: Jeong-Rok Kim, Kyung-Kyu Kang, Jae-Deuk Shin, Jo-Hann Jung, Myung-Woo Nam
-
Patent number: 7291522Abstract: In one method of forming a semiconductor device, a first electrode is formed electrically coupled with a semiconductor material. After the first electrode is formed, an insulator is formed over the semiconductor material adjoining the first electrode and extending a selected distance from the first electrode. After the insulator is formed, a second electrode is formed electrically coupled with the semiconductor material adjoining the insulator.Type: GrantFiled: October 28, 2004Date of Patent: November 6, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Gregory Herman, Peter Mardilovich, Randy Hoffman
-
Patent number: 7229862Abstract: An object of the present invention is to provide a method for manufacturing a semiconductor device of which manufacturing process is simplified by improving usage rate of a material.Type: GrantFiled: July 8, 2004Date of Patent: June 12, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Keitaro Imai, Shinji Maekawa, Makoto Furuno, Osamu Nakamura
-
Patent number: 7196352Abstract: A method of fabricating a pixel structure is disclosed. A substrate having a color filter layer thereon and a leveling layer further covers the color filter layer is provided. A first metal layer is formed over the leveling layer. The first metal layer is patterned to define a source/drain. A channel material layer, a gate insulating layer and a second metal layer are formed over the substrate to cover the source/drain. The second metal layer, the gate insulating layer and the channel material layer are patterned to define a gate and a channel layer. A passivation layer is formed over the substrate to cover the gate. The passivation layer is patterned to expose a portion of the drain. A transparent conductive layer is formed over the substrate, and is electrically connected to the exposed drain. Thereafter, the transparent conductive layer is patterned to form a pixel electrode.Type: GrantFiled: April 4, 2005Date of Patent: March 27, 2007Assignee: Quanta Display Inc.Inventors: Meng-Yi Hung, Ming-Hung Shih
-
Patent number: 7192814Abstract: In one embodiment a transistor is formed with a gate structure having an opening in the gate structure. An insulator is formed on at least sidewalls of the opening and a conductor is formed on the insulator.Type: GrantFiled: September 16, 2004Date of Patent: March 20, 2007Assignee: Semiconductor Components Industries, L.L.C.Inventor: Prasad Venkatraman
-
Patent number: 7179697Abstract: A method of fabricating an electronic device includes the following steps: a) providing a substrate; b) forming a first strip on the substrate; c) coating an insulation layer on the first strip and the substrate while completely overlaying the first strip and the substrate with the same; d) forming a second strip on the insulation layer; e) forming conductive polymer on the insulation layer while completely overlaying the second strip with the same; f) etching the conductive polymer via plasma etching for completely removing the conductive polymer on the second strip; and g) forming a semiconductor layer on the second strip and the conductive polymer.Type: GrantFiled: May 18, 2005Date of Patent: February 20, 2007Assignee: Industrial Technology Research InstituteInventors: Tarng-Shiang Hu, Jia-Chong Ho, Liang-Ying Huang, Cheng-Chung Lee
-
Patent number: 7173303Abstract: The present invention provides a process for fabricating a metal oxide semiconductor field effect transistor (MOSFET) having a double-gate and a double-channel wherein the gate region is self-aligned to the channel regions and the source/drain diffusion junctions. The present invention also relates to the FIN MOSFFET structure which is formed using method of the present invention.Type: GrantFiled: October 28, 2003Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Jerome B. Lasky, Jed H. Rankin
-
Patent number: 7151015Abstract: There has been a problem that the manufacturing process is complicated and the number of processes is increased when a TFT with an LDD structure or a TFT with a GOLD structure is formed. In a method of manufacturing a semiconductor device, after low concentration impurity regions (24, 25) are formed in a second doping process, a width of the low concentration impurity region which is overlapped with the third electrode (18c) and a width of the low concentration impurity region which is not overlapped with the third electrode can be freely controlled by a fourth etching process. Thus, in a region overlapped with the third electrode, a relaxation of electric field concentration is achieved and then a hot carrier injection can be prevented. And, in the region which is not overlapped with the third electrode, the off-current value can be suppressed.Type: GrantFiled: May 11, 2001Date of Patent: December 19, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Koji Ono, Toru Takayama, Tatsuya Arao, Shunpei Yamazaki
-
Patent number: 7074623Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: June 6, 2003Date of Patent: July 11, 2006Assignee: AmberWave Systems CorporationInventors: Anthony J. Lochtefeld, Thomas A. Langdo, Richard Hammond, Matthew T. Currie, Glyn Braithwaite, Eugene A. Fitzgerald
-
Patent number: 7026196Abstract: A method for forming a field effect transistor includes: forming a conductive region on an isolation layer formed on a substrate, and a cap dielectric layer on the conductive region; forming a sacrificial dielectric layer over the isolation layer and the cap dielectric layer, and on sidewalls of the conductive region; removing a portion of the sacrificial dielectric layer on the cap dielectric layer; removing the cap dielectric layer; removing remaining portions of the sacrificial dielectric layer; forming a gate on the conductive region; and forming source/drain (S/D) regions within the conductive region and adjacent to the gate. A field effect transistor includes a conductive region over an isolation layer formed on a substrate, the conductive region being substantially without undercut at the region within the isolation layer beneath the conductive region; a gate on the conductive region; and S/D regions within the conductive region and adjacent to the gate.Type: GrantFiled: November 24, 2003Date of Patent: April 11, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chuan-Ping Hou, Jhi-Cherng Lu, Kuang-Hsin Chen, Hsun-Chih Tsao
-
Patent number: 7001801Abstract: In order to increase an aperture ratio, a part of or all of a gate electrode that overlaps with channel formation regions (213, 214) of a pixel TFT is caused to overlap with second wirings (source line or drain line) (154, 157). Additionally, a first interlayer insulating film (149) and a second interlayer insulating film (150c) are disposed between the gate electrode and the second wirings (154, 157) so as to decrease a parasitic capacitance.Type: GrantFiled: April 15, 2003Date of Patent: February 21, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideomi Suzawa, Hirokazu Yamagata
-
Patent number: 6921684Abstract: A method for sorting nanotubes and forming devices based upon selective nanotube types is provided. The disclosure provides methods of sorting semiconducting nanotubes useful in the formation of field effect transistors, diodes, and resistors. The disclosure also provides methods of sorting metallic nanotubes useful in the formation of interconnect devices.Type: GrantFiled: October 17, 2003Date of Patent: July 26, 2005Assignee: Intel CorporationInventor: Valery M. Dubin
-
Patent number: 6900084Abstract: A means of forming unevenness for preventing specular reflection of a pixel electrode, without increasing the number of process steps, is provided. In a method of manufacturing a reflecting type liquid crystal display device, the formation of unevenness (having a radius of curvature r in a convex portion) in the surface of a pixel electrode 108d is performed by the same photomask as that used for forming a channel etch type TFT, in which the convex portion is formed in order to provide unevenness to the surface of the pixel electrode and give light scattering characteristics.Type: GrantFiled: May 9, 2000Date of Patent: May 31, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 6828726Abstract: An organic EL display device comprises an organic EL element PX in which a self light-emitting layer is held between an anode and a cathode, and a pixel switch SW′ for pixels formed of the organic EL element PX. Particularly, the pixel switch SW′ includes a source electrode and a drain electrode which is formed together with the anode on an interlayer insulating film so as to reflect the light laterally emitted from the self light-emitting layer.Type: GrantFiled: October 19, 2001Date of Patent: December 7, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyuki Sakurai, Michiya Kobayashi, Norihiko Kamiura, Yoshiro Aoki
-
Patent number: 6825071Abstract: There is provided a structure of a pixel TFT (n-channel type TFT) in which an off current value is sufficiently low. In impurity regions, a concentration distribution of an impurity element imparting one conductivity type is made to have a concentration gradient, the concentration is made low at a side of a channel formation region, and the concentration is made high at the side of an end portion of a semiconductor layer.Type: GrantFiled: April 15, 2003Date of Patent: November 30, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Akira Tsunoda
-
Patent number: 6812076Abstract: A FinFet-type semiconductor device includes a fin structure on which a relatively thin amorphous silicon layer and then an undoped polysilicon layer is formed. The semiconductor device may be planarized using a chemical mechanical polishing (CMP) in which the amorphous silicon layer acts as a stop layer to prevent damage to the fin structure.Type: GrantFiled: January 8, 2004Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Krishnashree Achuthan, Shibly S. Ahmed, Haihong Wang, Bin Yu
-
Patent number: 6812075Abstract: A vertically oriented FET having a self-aligned dog-bone structure as well as a method for fabricating the same are provided. Specifically, the vertically oriented FET includes a channel region, a source region and a drain region. The channel region has a first horizontal width and the source and drain regions having a second horizontal width that is greater than the first horizontal width. Each of the source and drain regions have tapered portions abutting the channel region with a horizontal width that varies in a substantially linear manner from the first horizontal width to the second horizontal width.Type: GrantFiled: May 2, 2003Date of Patent: November 2, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Timothy J. Hoague, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6797549Abstract: A high voltage MOS transistor with a gate extension that has a reduced electric field in the drain region near the gate is provided. The high voltage MOS transistor includes a first and second gate layers, and a dielectric layer between the gate layers. The first and second gate layers are electrically coupled together and form the gate of the transistor. The second gate layer extends over the drain of the transistor above the dielectric and gate oxide layers to form the gate extension. The gate extension reduces the peak electric field in the drain by providing a wide area for the voltage to drop between the drain and the gate of the transistor. The dielectric layer also reduces the peak electric field in the drain near the gate by providing insulation between the gate and the drain. A lower electric field in the drain reduces the impact generation rate of carriers.Type: GrantFiled: October 15, 2002Date of Patent: September 28, 2004Assignee: Linear Technology CorporationInventor: Francois Hebert
-
Publication number: 20040147133Abstract: A method for reducing the contact resistance. Aims at the problems that the cleaning process could not effectively remove both the residues and oxides on the etched surface, the invention perform a plasma treating process after the cleaning process and before any following process. Herein, the plasma treating process uses the plasma(s) to physically and/or chemically react with the etched surface. For example, uses an inert gas plasma to remove these residues and the oxides, and then uses a hydrogen plasma to compensate the non-saturated bonds induced by the ions bombardment of the inert gas plasma.Type: ApplicationFiled: January 29, 2003Publication date: July 29, 2004Inventors: Yu-Chou Lee, Min-Ching Hsu
-
Patent number: 6767776Abstract: A semiconductor device in accordance with the present invention is equipped with a gate electrode 10 formed on a BOX layer 2, a gate oxide film 11 formed on the gate electrode, a body region 12a composed of epitaxial Si formed on the gate oxide film, diffusion layers 18 and 19 for source/drain regions formed on both sides of the body region, and a body terminal connected to the body region for applying a specified potential to the body region. As a result, the substrate floating effect is suppressed even in a transistor having a short gate length and a long gate width.Type: GrantFiled: July 31, 2002Date of Patent: July 27, 2004Assignee: Seiko Epson CorporationInventor: Yasuharu Kawai
-
Patent number: 6762082Abstract: A liquid crystal display device in the prior art has been high in its manufacturing cost for the reason that TFTs have been fabricated using, at least, five photo-masks. A liquid crystal display device which includes a pixel TFT portion having an n-channel TFT of inverse stagger type, and a retention capacitor, can be realized by three photolithographic steps in such a way that a pixel electrode 119, a source region 117 and a drain region 116 are formed by a third photo-mask.Type: GrantFiled: December 2, 2002Date of Patent: July 13, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Setsuo Nakajima
-
Patent number: 6756258Abstract: A method of fabricating silicon TFTs (thin-film transistors) is disclosed. The method comprises a crystallization step by laser irradiation effected after the completion of the device structure. First, amorphous silicon TFTs are fabricated. In each of the TFTs, the channel formation region, the source and drain regions are exposed to laser radiation illuminated from above or below the substrate. Then, the laser radiation is illuminated to crystallize and activate the channel formation region, and source and drain regions. After the completion of the device structure, various electrical characteristics of the TFTs are controlled. Also, the amorphous TFTs can be changed into polysilicon TFTs.Type: GrantFiled: May 8, 2002Date of Patent: June 29, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Naoto Kusumoto
-
Patent number: 6737302Abstract: To provide a manufacturing method for a field-effect transistor, such as a thin-film transistor, enabling reductions in the number patterning steps and the number of photomasks and improvements in the throughput and the yield. In the method, an oxide film is formed by processing the surface of a crystalline semiconductor with ozone water or hydrogen peroxide water. Using the oxide film thus formed as an etch stop, a gate electrode, a source electrode, and a drain electrode of the field-effect transistor are simultaneously formed from a same starting film in one patterning step by use of one photomask. After forming the gate electrode, the source electrode, and the drain electrode, heating is performed thereon at 800° C. or higher for a predetermined time. Thereby, the contact resistances between the source electrode and the crystalline semiconductor and between the drain electrode and the crystalline semiconductor are reduced, whereby improving the electrical conductivity.Type: GrantFiled: October 30, 2002Date of Patent: May 18, 2004Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuya Arao
-
Patent number: 6689650Abstract: The present invention provides a process for fabricating a metal oxide semiconductor field effect transistor (MOSFET) having a double-gate and a double-channel wherein the gate region is self-aligned to the channel regions and the source/drain diffusion junctions. The present invention also relates to the FIN MOSFFET structure which is formed using method of the present invention.Type: GrantFiled: September 27, 2001Date of Patent: February 10, 2004Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Jerome B. Lasky, Jed H. Rankin
-
Patent number: 6664151Abstract: Disclosed is a method for manufacturing a thin film transistor of a semiconductor device, wherein an offset area is influenced by a gate voltage to increase the ON-current, which provides a thin film transistor which improves the ON/OFF characteristic of the semiconductor device. The low swing value and the high ON/OFF ratio are implemented by forming a gate insulation layer of ONO structure on the gate electrode on the semiconductor device and then performing a steam anneal process using a wet-oxidizing method to reinforce the surface the respective ONO layer. Thus, the thickness of a gate insulation layer is reduced, the margin of the device is secured, and the electrical characteristic becomes superior.Type: GrantFiled: September 3, 2002Date of Patent: December 16, 2003Assignee: Hynix Semiconductor Inc.Inventors: Cha-deok Dong, Se-ho Park
-
Patent number: 6664149Abstract: The present invention discloses a structure of a TFT-LCD and its forming process in order to reduce the number of masking steps for manufacturing the tri-layer structure of a TFT-LCD, and further provides a process for forming a TFT-LCD with four masking steps. In addition, the forming processes of a storage capacitor, a wiring pad and an electrostatic discharge structure are performed simultaneously with the forming process of a TFT-LCD.Type: GrantFiled: October 15, 2002Date of Patent: December 16, 2003Assignee: Hannstar Display Corp.Inventor: Hsueh-Feng Shih
-
Publication number: 20030222310Abstract: A method of fabricating a thin film transistor array substrate of a reflective liquid crystal display includes providing a substrate, forming a gate electrode on the substrate, and then forming a gate-insulating layer covering over the substrate. The method further includes forming a channel layer above the gate, forming a source/drain electrode layer and a reflective electrode over the substrate using one photolithography process. A protection layer is formed over the substrate.Type: ApplicationFiled: May 20, 2003Publication date: December 4, 2003Inventors: IVAN YANG-EN WU, FU-JEN KO