Including Additional Field Effect Transistor (e.g., Sense Or Access Transistor, Etc.) Patents (Class 438/258)
-
Patent number: 7459742Abstract: The present invention is generally directed to a method of manufacturing sidewall spacers on a memory device, and a memory device comprising such sidewall spacers. In one illustrative embodiment, the method includes forming sidewall spacers on a memory device comprised of a memory array and at least one peripheral circuit by forming a first sidewall spacer adjacent a word line structure in the memory array, the first sidewall spacer having a first thickness and forming a second sidewall spacer adjacent a transistor structure in the peripheral circuit, the second sidewall spacer having a second thickness that is greater than the first thickness, wherein the first and second sidewall spacers comprise material from a single layer of spacer material.Type: GrantFiled: December 27, 2006Date of Patent: December 2, 2008Assignee: Micron Technology, Inc.Inventors: David K. Hwang, Kunal Parekh, Michael Willett, Jigish Trivedi, Suraj Mathew, Greg Peterson
-
Patent number: 7456467Abstract: A process for manufacturing a matrix of non volatile memory cells includes forming a floating gate transistor and a cell selection transistor in a first active area, and a byte selection transistor in a second active area. A multilayer structure is deposited, comprising a gate oxide layer, a first polysilicon layer, a dielectric layer, and a second polysilicon layer. The multilayer structure is defined to form two bands, the first band defining gate regions of the byte selection transistor and the cell selection transistor, and the second band defining the gate region of the floating gate transistor. A portion of the first band extends over a portion of insulating layer adjacent to the byte selection transistor. An opening is formed in the portion of the first band, exposing the first polysilicon layer, and a conductive layer is formed in the opening, electrically coupling the first polysilicon layer with the second polysilicon layer.Type: GrantFiled: October 25, 2005Date of Patent: November 25, 2008Inventors: Paola Zuliani, Elisabetta Palumbo, Marina Scaravaggi, Roberto Annunziata
-
Patent number: 7452774Abstract: A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration.Type: GrantFiled: December 18, 2007Date of Patent: November 18, 2008Assignee: Pegre Semiconductors LLCInventor: Katsuki Hazama
-
Patent number: 7445996Abstract: A process and apparatus directed to forming low resistance contacts in both the memory cell array and peripheral logic circuitry areas of a semiconductor device, for example, a DRAM memory device, is disclosed. In a buried bit line connection process flow, the present invention utilizes chemical vapor deposition of titanium to form titanium silicide in contact structures of the peripheral logic circuitry areas and physical vapor deposition to provide a metal mode (metallic) titanium layer in contact with the poly plugs in the memory cell array area of a semiconductor device, for example, a DRAM memory device according to the present invention. In this manner, the present invention avoids the potential drawbacks such as voiding in the poly plugs of the memory cell array due to the present of titanium silicide, which can cause significant reduction of device drain current and in extreme cases cause electrical discontinuity.Type: GrantFiled: March 8, 2005Date of Patent: November 4, 2008Assignee: Micron Technology, Inc.Inventor: Terrence McDaniel
-
Publication number: 20080268595Abstract: A NAND includes a device isolation pattern disposed in a region of a substrate defining a plurality of active regions. Memory transistors having memory gate patterns, constituting a cell string, cross the plurality of active regions. Select transistors are disposed over the memory transistors, and lower plugs are disposed on each side of the cell string to electrically connect the plurality of active regions on both sides of the cell string and the select transistors.Type: ApplicationFiled: July 3, 2008Publication date: October 30, 2008Inventors: Ji-Hwon Lee, Sung-Hoi Hur
-
Publication number: 20080268594Abstract: In a method of fabricating a flash memory device, a lower capping conductive layer of a peri region is patterned. A step formed between a cell gate and a gate for a peri region transistor is decreased by controlling a target etch thickness of a hard mask. Thus, an impurity does not infiltrate into the bottom of the gate for the peri region transistor through a lost portion of a SAC nitride layer. Accordingly, a hump phenomenon of the transistor formed in the peri region can be improved. Furthermore, a leakage current characteristic of the transistor formed in the peri region can be improved.Type: ApplicationFiled: September 17, 2007Publication date: October 30, 2008Applicant: Hynix Semiconductor Inc.Inventor: Soo Jin Kim
-
Patent number: 7439573Abstract: A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration.Type: GrantFiled: July 27, 2006Date of Patent: October 21, 2008Assignee: Pegre Semiconductors LLCInventor: Katsuki Hazama
-
Patent number: 7439134Abstract: A method for making a semiconductor device having non-volatile memory cell transistors and transistors of another type is provided. In the method, a substrate is provided having an NVM region, a high voltage (HV) region, and a low voltage (LV) region. The method includes forming a gate dielectric layer on the HV and LV regions. A tunnel oxide layer is formed over the substrate in the NVM region and the gate dielectric in the HV and LV regions. A first polysilicon layer is formed over the tunnel dielectric layer and gate dielectric layer. The first polysilicon layer is patterned to form NVM floating gates. An ONO layer is formed over the first polysilicon layer. A single etch removal step is used to form gates for the HV transistors from the first polysilicon layer while removing the first polysilicon layer from the LV region.Type: GrantFiled: April 20, 2007Date of Patent: October 21, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Erwin J. Prinz, Mehul D. Shroff
-
Patent number: 7439133Abstract: A memory structure formed between two doping regions in a semiconductor substrate includes two conductive blocks functioning as floating gates formed at two sides of a first conductive line functioning as a select gat and insulated from the first conductive line with two first dielectric spacers therebetween, wherein the two conductive blocks each have a raised top and raised parts of sides relative to the top of the first conductive line. A first dielectric layer is formed on the tops and the parts of the sides of the two conductive blocks. A second conductive line functioning as a word line is formed on the first dielectric layer, wherein the second conductive line has a part deposited between the two conductive blocks and is substantially perpendicular to the first conductive line and two doping region functioning as bit lines.Type: GrantFiled: January 2, 2006Date of Patent: October 21, 2008Assignee: Skymedi CorporationInventors: Ming-Hung Chou, Fu-Chia Shone
-
Patent number: 7439125Abstract: A method for fabricating a contact structure for a stack storage capacitor includes forming the contact structure in a node contact region with contact openings, an insulating liner and a conductive filling material prior to the patterning of bit lines.Type: GrantFiled: May 24, 2006Date of Patent: October 21, 2008Assignee: Infineon Technologies AGInventors: Stefan Tegen, Klaus Muemmler
-
Patent number: 7439157Abstract: A method includes removing a portion of a substrate to define an isolation trench; forming a first dielectric layer on exposed surfaces of the substrate in the trench; forming a second dielectric layer on at least the first dielectric layer, the second dielectric layer containing a different dielectric material than the first dielectric layer; depositing a third dielectric layer to fill the trench; removing an upper portion of the third dielectric layer from the trench and leaving a lower portion covering a portion of the second dielectric layer; oxidizing the lower portion of the third dielectric layer after removing the upper portion; removing an exposed portion of the second dielectric layer from the trench, thereby exposing a portion of the first dielectric layer; and forming a fourth dielectric layer in the trench covering the exposed portion of the first dielectric layer.Type: GrantFiled: May 16, 2005Date of Patent: October 21, 2008Assignee: Micron Technology, Inc.Inventors: Zailong Bian, John Smythe, Janos Fucsko, Michael Violette
-
Publication number: 20080254584Abstract: A method for manufacturing a flash memory device including providing a semiconductor substrate having a cell region and a periphery region; and then adjusting a threshold voltage of the cell region; and then forming a memory device on the cell region and forming a transistor on the periphery region; and then forming an interlayer dielectric layer on the memory device and the transistor, wherein the height of a first portion of the interlayer dielectric layer at the cell region is greater the height of a second portion of the interlayer dielectric layer at the periphery region; and then removing the height difference between the first portion of the interlayer dielectric layer and the second portion of the interlayer dielectric layer.Type: ApplicationFiled: April 14, 2008Publication date: October 16, 2008Inventor: Jae-Young Choi
-
Patent number: 7435648Abstract: Methods of contact formation and memory arrays formed using such methods, which methods include providing a memory array having a plurality of bit lines disposed below a surface of a semiconductor substrate and a plurality of word lines disposed above the surface of the substrate and transverse to the bit lines; forming a hard mask material layer over the plurality of word lines, wherein an area above at least one of the bit lines and between two consecutive word lines is exposed below an opening in the hard mask material layer; forming an insulating material layer above the hard mask material layer; forming a contiguous trench and via pattern in the insulating material layer above the area such that a portion of the at least one bit line is exposed below the pattern; and forming an interconnection comprising a conductive material disposed in the contiguous trench and via pattern wherein the interconnection is in conductive contact with the exposed portion of the at least one bit line.Type: GrantFiled: July 26, 2006Date of Patent: October 14, 2008Assignee: MACRONIX International Co., Ltd.Inventors: Miao Chih Hsu, Tzung Ting Han, Ming Shang Chen
-
Patent number: 7432154Abstract: A non-volatile semiconductor memory device includes a semiconductor substrate, a memory cell array formed on the semiconductor substrate, and including a first gate insulator having a first thickness. The device further includes a high-voltage transistor circuit formed on the semiconductor substrate, and including a second gate insulator having a second thickness greater than the first thickness, and a peripheral circuit formed on the semiconductor substrate, and including the second gate insulator.Type: GrantFiled: April 11, 2007Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kamiya
-
Patent number: 7429505Abstract: Methods of fabricating a fin field effect transistor (FinFET) are disclosed. Embodiments of the invention provide methods of fabricating FinFETs by optimizing a method for forming the fin so that a short channel effect is prevented and high integration is achieved. Accordingly, the fin which has a difficulty in its formation using the current photolithography-etching technique may be readily formed.Type: GrantFiled: November 16, 2006Date of Patent: September 30, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeoung-Won Seo, Woun-Suck Yang, Du-Heon Song, Jae-Man Yoon
-
Patent number: 7429766Abstract: In a split gate type nonvolatile memory device, a supplementary layer pattern is disposed on a source region of a semiconductor substrate. Since the source region is vertically extended by virtue of the presence of the supplementary layer pattern, it is therefore possible to increase an area of a region where a floating gate overlaps the source region and the supplementary layer pattern. Accordingly, the capacitance of a capacitor formed between the source and the floating gate increases so that it is possible for the nonvolatile memory device to perform program/erase operations at a low voltage level.Type: GrantFiled: April 28, 2006Date of Patent: September 30, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seog Jeon, Seung-Beom Yoon, Jeong-Uk Han, Yong-Tae Kim
-
Patent number: 7429513Abstract: In the method for manufacturing a semiconductor device (100), which comprises a semiconducting body (1) having a surface (2) with a source region (3) and a drain region (4) defining a channel direction (102) and a channel region (101), a first stack (6) of layers on top of the channel region (101), the first stack (6) comprising, in this order, a tunnel dielectric layer (11), a charge storage layer (10) for storing an electric charge and a control gate layer (9), and a second stack (7) of layers on top of the channel region (101) directly adjacent to the first stack (6) in the channel direction (102), the second stack (7) comprising an access gate layer (14) electrically insulated from the semiconducting body (1) and from the first stack (6), initially a first sacrificial layer (90) is used, which is later replaced by the control gate layer (9).Type: GrantFiled: February 13, 2004Date of Patent: September 30, 2008Assignee: NXP B.V.Inventors: Michiel Jos Van Duuren, Robertus Theodorus Fransiscus Van Schaijk, Youri Ponomarev, Jacob Christopher Hooker
-
Patent number: 7427537Abstract: In a semiconductor integrated circuit device having a system-on-chip structure in which a DRAM and a logic integrated circuit are mixedly mounted on a chip, a silicide layer is formed on the surfaces of the source and the drain of a MISFET of a direct peripheral circuit of the DRAM, the surfaces of the source and the drain of a MISFET of an indirect peripheral circuit of the DRAM, and the surfaces of the source and the drain of a MISFET of the logic integrated circuit, and the silicide layer is not formed on the surfaces of the source and the drain of a memory cell selective MISFET of the memory cell of the DRAM.Type: GrantFiled: August 31, 2006Date of Patent: September 23, 2008Assignee: Renesas Technology Corp.Inventors: Takafumi Tokunaga, Makoto Yoshida, Fumio Ootsuka
-
Publication number: 20080211009Abstract: An embodiment of a process is described for manufacturing a non volatile memory electronic device integrated on a semiconductor substrate which comprises a matrix of non volatile memory cells, the memory cells being organized in rows, called word lines, and columns, called bit lines and an associated circuitry comprising high voltage transistors and low voltage transistors, the process comprising the steps for realizing: gate electrodes of the non volatile memory cells which comprise at least one first conductive layer, one first insulating layer, one second conductive layer and one third conductive layer and are insulated from the semiconductor substrate by means of a second insulating layer, gate electrodes of high voltage transistors which comprise the at least one first conductive layer whereon the third polysilicon layer is overlapped and is insulated from the semiconductor substrate by means of a third insulating layer of greater thickness than the second insulating layer, gate electrodes of low voltType: ApplicationFiled: February 14, 2008Publication date: September 4, 2008Applicant: STMICROELECTRONICS S.r.l.Inventors: Giorgio Servalli, Daniela Brazzelli, Sonia Costantini, Alessia Pavan
-
Patent number: 7419876Abstract: A method manufactures non-volatile memory devices integrated on a semiconductor substrate and including a matrix of non-volatile memory cells and associated circuitry. The manufacturing method includes: forming a plurality of electrodes of the matrix memory cells, each electrode including a first dielectric layer, a first conductive layer, a second dielectric layer and a second conductive layer; and forming a plurality of electrodes of transistors of the circuitry each including a first dielectric layer and a first conductive layer. The method also includes forming first coating spacers on the side walls of the gate electrodes of the memory cell and second coating spacers on the side walls of the gate electrodes of the circuitry, the second spacers being wider than the first spacers.Type: GrantFiled: December 27, 2005Date of Patent: September 2, 2008Assignee: STMicroelectronics S.r.l.Inventors: Carlo Cremonesi, Alessandro Grossi, Giulio Albini
-
Patent number: 7419869Abstract: Provided is a manufacturing method of a semiconductor device which has the following steps of forming a plurality of layered patterns obtained by stacking an insulating film, a conductor film for forming a floating gate electrode and another insulating film over a semiconductor substrate in the order of mention, forming sidewalls over the side surfaces of the plurality of layered patterns, removing a damage layer of the semiconductor substrate between any two adjacent layered patterns by dry etching, forming an insulating film over the semiconductor substrate between two adjacent layered patterns, and forming a plurality of assist gate electrodes over the insulating film between two adjacent layered patterns in self alignment therewith. According to the present invention, a semiconductor device having a flash memory has improved reliability.Type: GrantFiled: February 9, 2006Date of Patent: September 2, 2008Assignee: Renesas Technology Corp.Inventors: Naohiro Hosoda, Tetsuo Adachi
-
Publication number: 20080203465Abstract: The present invention provides a method for manufacturing a semiconductor device including the steps of forming a flash memory cell provided with a floating gate, an intermediate insulating film, and a control gate, forming first and second impurity diffusion regions, thermally oxidizing surfaces of a silicon substrate and the floating gate, etching a tunnel insulating film in a partial region through a window of a resist pattern; forming a metal silicide layer on the first impurity diffusion region in the partial region, forming an interlayer insulating film covering the flash memory cell, and forming, in a first hole of the interlayer insulating film, a conductive plug connected to the metal silicide layer.Type: ApplicationFiled: January 14, 2008Publication date: August 28, 2008Applicant: FUJITSU LIMITEDInventor: Tetsuya Yamada
-
Patent number: 7417281Abstract: A semiconductor device comprises a memory cell array portion and peripheral circuit portion, wherein a first insulation film including elements as main components other than nitrogen fills between the memory cell gate electrodes of the memory cell array portion, the first insulation film is formed as a liner on a sidewall of a peripheral gate electrode of the peripheral circuit portion simultaneously with the memory cell portion, and a second insulation film including nitrogen as the main component is formed on the sidewall of the peripheral gate electrode via the first insulation film, thus enabling not only the formation of the memory cell portion having high reliability, but also the formation of a peripheral circuit with good efficiency, simultaneously, and avoiding gate offset of a peripheral gate.Type: GrantFiled: April 10, 2007Date of Patent: August 26, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Kikuko Sugimae, Hiroyuki Kutsukake, Masayuki Ichige, Michiharu Matsui, Yuji Takeuchi, Riichiro Shirota
-
Patent number: 7413947Abstract: The present invention provides an integrated high voltage capacitor, a method of manufacture therefore, and an integrated circuit chip including the same. The integrated high voltage capacitor, among other features, includes a first capacitor plate (120) located over or in a substrate (105), and an insulator (130) located over the first capacitor plate (120), at least a portion of the insulator (130) comprising an interlevel dielectric layer (135, 138, 143, or 148). The integrated high voltage capacitor further includes a second capacitor plate (160) located over the insulator (130) and a top-level dielectric layer (199) located at least partially along a sidewall of the second capacitor plate (160).Type: GrantFiled: January 17, 2006Date of Patent: August 19, 2008Assignee: Texas Instruments IncorporatedInventors: David L. Larkin, Ashish V. Gokhale, Dhaval A. Saraiya, Quang Xuan Mai
-
Patent number: 7410870Abstract: Methods of forming non-volatile memory devices include steps to define features that enhance shielding of electronic interference between adjacent floating gate electrodes and improve leakage current and threshold voltage characteristics. These features also support improved leakage current and threshold voltage characteristics in string selection transistors that are coupled to non-volatile memory cells.Type: GrantFiled: October 23, 2006Date of Patent: August 12, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Won Kim, Jong-Ho Park, Yong-Seok Kim
-
Patent number: 7410872Abstract: A method for sealing electronic devices formed on a semiconductor substrate includes forming a plurality of first electronic devices adjacent a first portion of the semiconductor substrate, with each first electronic device including a first region comprising at least one first conductive layer projecting from the semiconductor substrate. A first sealing layer is formed adjacent the first regions for sealing the plurality of first electronic devices. A protective layer is formed adjacent the first sealing layer. The protective layer is etched to form protective spacers adjacent sidewalls of the first regions. The method further includes forming a plurality of second electronic devices adjacent a second portion of the semiconductor substrate, with each second electronic device including a second region comprising a second conductive layer projecting from the semiconductor substrate.Type: GrantFiled: July 17, 2006Date of Patent: August 12, 2008Assignee: STMicroelectronics S.r.l.Inventor: Alfonso Maurelli
-
Publication number: 20080185630Abstract: A stacked gate nonvolatile semiconductor memory includes at least a memory cell transistor and a selective gate transistor which are formed on a semiconductor substrate. The memory cell transistor includes a floating gate made of a semiconductor material below an interlayer insulating layer and a control gate made of a silicide above the interlayer insulating layer. The selective gate transistor includes a semiconductor layer made of the semiconductor material, a silicide layer made of the silicide and a conductive layer made of a conductive material not subject to silicide process which is formed through the interlayer insulating film so as to electrically connect the semiconductor layer and the silicide layer.Type: ApplicationFiled: October 30, 2007Publication date: August 7, 2008Inventors: Kenji AOYAMA, Satoshi Nagashima
-
Patent number: 7407856Abstract: A method of manufacturing a memory device includes defining a field region and an active region in a substrate, forming a field oxide layer on the field region, forming an insulating layer on the active region, patterning the insulating layer to form first and second bit lines separated from and parallel to each other on the active region, forming a memory element for storing data in a nonvolatile state, wherein the memory element passes across the first and second bit lines, and forming a word line on the insulating layer and the memory element.Type: GrantFiled: December 8, 2005Date of Patent: August 5, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: In-kyeong Yoo, Byong-man Kim
-
Patent number: 7405123Abstract: A manufacturing method and a device of an EEPROM cell are provided. The method includes the following steps. First, a tunnel layer and an inter-gate dielectric layer are formed over a surface of a substrate respectively, and a doped region is formed in the substrate under the inter-gate dielectric layer and used as a control gate. Thereafter, a floating gate is formed over the inter-gate dielectric layer and the tunnel layer. Thereafter, a source region and a drain region are formed in the substrate beside two sides of the floating gate under the tunnel layer. Especially, the manufacturing method of the memory cell can be integrated with the manufacturing process of high operation voltage component and low operation voltage component.Type: GrantFiled: November 2, 2004Date of Patent: July 29, 2008Assignee: United Microelectronics Corp.Inventors: Jung-Ching Chen, Spring Chen, Chuang-Hsin Chueh
-
Publication number: 20080173929Abstract: According to an aspect of the present invention, there is provided a semiconductor memory device including: a semiconductor substrate having: first device regions divided by first isolation films and second device regions divided by second isolation films a gate insulating film formed on the semiconductor substrate; a first element including: a first gate formed on the gate insulating film in the first device regions, a first inter-electrode insulating film formed on the first gate and on the first isolation films, and a second gate formed on the first inter-electrode insulating film; and a second element including: a third gate formed on the gate insulating film in the second device regions, and a fourth gate formed on the third gate and on the second isolation films; wherein a thickness of the third gate is larger than a thickness of the first gate.Type: ApplicationFiled: December 21, 2007Publication date: July 24, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mutsuo MORIKADO
-
Patent number: 7402492Abstract: In a method of manufacturing a memory device having improved erasing characteristics, the method includes sequentially forming a tunneling oxide layer, a charge storing layer, and a blocking oxide layer on a semiconductor substrate; annealing the semiconductor substrate including the tunneling oxide layer, the charge storing layer, and the blocking oxide layer under a gas atmosphere so that the blocking oxide layer has a negative fixed oxide charge; forming a gate electrode on the blocking oxide layer with the negative fixed oxide charge and etching the tunneling oxide layer, the charge storing layer, and the blocking oxide layer to form a gate structure; and forming a first doped region and a second doped region in the semiconductor substrate at sides of the gate structure by doping the semiconductor substrate with a dopant.Type: GrantFiled: March 21, 2006Date of Patent: July 22, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-hun Jeon, Kyu-sik Kim, Chung-woo Kim, Sung-ho Park, Yo-sep Min, Jeong-hee Han
-
Patent number: 7402493Abstract: According to a nonvolatile memory device having a multi gate structure and a method for forming the same of the present invention, a gate electrode is formed using a damascene process. Therefore, a charge storage layer, a tunneling insulating layer, a blocking insulating layer and a gate electrode layer are not attacked from etching in a process for forming the gate electrode, thereby forming a nonvolatile memory device having good reliability.Type: GrantFiled: November 20, 2006Date of Patent: July 22, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Woo Oh, Dong-Gun Park, Dong-Won Kim, Yong-Kyu Lee
-
Patent number: 7396723Abstract: A method of manufacturing an EEPROM device can reduce the cell area. The method of manufacturing an Electrically Erasable Programmable Read-Only Memory (EEPROM) includes forming a mask pattern over a semiconductor substrate; forming a gate oxide layer over a top of the semiconductor substrate exposed through the mask pattern; forming access gates which are self-aligned with both side walls of the mask pattern, over a top of the gate oxide layer; removing the mask pattern; forming first dielectric spacers to be attached to side walls of the access gates; forming an insulating layer adapted to cover the access gates and the first dielectric spacers; and forming two cell gates, which are self-aligned with opposite side walls of the two access gates, respectively, each first dielectric spacer being interposed between a corresponding cell gate and a corresponding access gate, the cell gates separately arranged over a top of the insulating layer.Type: GrantFiled: December 20, 2006Date of Patent: July 8, 2008Assignee: Dongbu HiTek Co., Ltd.Inventor: Dong-Oog Kim
-
Publication number: 20080157166Abstract: A flash memory device including a cell region and a logic region formed over a semiconductor substrate; a pair of stacked gates formed spaced apart over the cell region; a pair of first spacers formed over the cell region in direct contact with at least one side of the stacked gates; a pair of gate electrodes formed spaced apart over the logic region; a pair of second spacers formed over the logic region in direct contact with at least one side of the gate electrodes; a first photoresist layer formed over the cell area between the first spacers and a second photoresist layer formed over the logic area between the second spacers, the second photoresist layer having a predetermined thickness sufficient to protect the second spacers.Type: ApplicationFiled: October 31, 2007Publication date: July 3, 2008Inventor: Cheon Man Sim
-
Publication number: 20080157176Abstract: A nonvolatile memory device having lower bit line contact resistance and a method of fabricating the same is provided. In the nonvolatile memory device, a semiconductor substrate of a first conductivity type may include first and second fins. A common bit line electrode may connect one end of the first fin to one end of the second fin. A plurality of control gate electrodes may cover the first and second fins and expand across the top surface of each of the first and second fins. A first string selection gate electrode may be positioned between the common bit line electrode and the plurality of control gate electrodes. The first string selection gate electrode may cover the first and second fins and expand across the top surface of each of the first and second fins. A second string selection gate electrode may be positioned between the first string selection gate electrode and the plurality of control gate electrodes.Type: ApplicationFiled: September 21, 2007Publication date: July 3, 2008Inventors: Won-joo Kim, Yoon-dong Park, June-mo Koo, Suk-pil Kim, Sung-jae Byun
-
Patent number: 7393747Abstract: A nonvolatile semiconductor memory includes a plurality of memory cell transistors, having floating gates, control gates, and inter-gate insulating films each arranged between corresponding floating gate and corresponding control gate, respectively, and deployed along a column direction; and device isolation regions deployed at a constant pitch along a row direction making a striped pattern along the column direction. The control gates are continuously deployed along the row direction, and the inter-gate insulating films are in series along the column direction and separated from each other at a constant pitch along the row direction.Type: GrantFiled: January 23, 2006Date of Patent: July 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Makoto Sakuma, Atsuhiro Sato
-
Patent number: 7393737Abstract: A semiconductor device which, in spite of the existence of a dummy active region, eliminates the need for a larger chip area and improves the surface flatness of the semiconductor substrate. In the process of manufacturing it, a thick gate insulating film for a high voltage MISFET is formed over an n-type buried layer as an active region and a resistance element IR of an internal circuit is formed over the gate insulating film. Since the thick gate insulating film lies between the n-type buried layer and the resistance element IR, the coupling capacitance produced between the substrate (n-type buried layer) and the resistance element IR is reduced.Type: GrantFiled: August 8, 2006Date of Patent: July 1, 2008Assignee: Renesas Technology Corp.Inventors: Keiichi Yoshizumi, Kazuhisa Higuchi, Takayuki Nakaji, Masami Koketsu, Hideki Yasuoka
-
Patent number: 7393744Abstract: A method of manufacturing a dielectric film of a flash memory device, including the steps of providing a semiconductor substrate having floating gates formed therein, performing an oxidization process in a decompression state to form a first oxide film of a thin film on the semiconductor substrate including the floating gates, and sequentially forming a nitride film and a second oxide film on the first oxide film to form a dielectric film having the first oxide film, the nitride film and the second oxide film.Type: GrantFiled: December 6, 2005Date of Patent: July 1, 2008Assignee: Hynix Semiconductor Inc.Inventor: Kwang Chul Joo
-
Patent number: 7393748Abstract: A NAND cell unit is formed with an advanced gate forming process on a semiconductor layer of a first conductivity type, which is formed on a semiconductor substrate of the first conductivity type with an insulating film interposed therebetween. First impurity-doped layers of a second conductivity type are formed on the semiconductor layer, which serve as channel regions of the select gate transistors Bit line contact- and source line contact-use second impurity-doped layers of the first conductivity type are formed at bit line and source line contact portions, sidewalls of which are covered with an insulating film.Type: GrantFiled: December 12, 2006Date of Patent: July 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Toshiyuki Enda, Hiroyoshi Tanimoto, Naoki Kusunoki, Nobutoshi Aoki, Riichiro Shirota, Hiroshi Watanabe, Takamitsu Ishihara
-
Publication number: 20080149992Abstract: Data storage device, comprising: a stack of layers formed by an alternation of first layers with a conductivity of less than approximately 0.01 (?·cm)?1 and second layers with a conductivity greater than approximately 1 (?·cm)?1, a plurality of columns disposed in the stack of layers, and passing through each layer in this stack. Each of the columns is formed by at least one portion of semiconductor material surrounded by least one electrical charge storage layer electrically insulated from the portion of semiconductor material and from the stack; means of applying voltage to the terminals of the columns comprising a network of moving microspikes.Type: ApplicationFiled: December 20, 2007Publication date: June 26, 2008Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventor: Serge Gidon
-
Publication number: 20080153225Abstract: A method, apparatus, and system in which an embedded memory fabricated in accordance with a conventional logic process includes one or more electrically-alterable non-volatile memory cells, each having a programming transistor, a read transistor and a control capacitor, which share a common floating gate electrode. The under-diffusion of the source/drain regions of the programming transistor and control capacitor are maximized. In one embodiment, the source/drain regions of the programming transistor are electrically shored by transistor punch-through (or direct contact).Type: ApplicationFiled: March 10, 2008Publication date: June 26, 2008Applicant: MoSys, Inc.Inventors: Gang-Feng Fang, Dennis Sinitsky, Wingyu Leung
-
Patent number: 7387934Abstract: The memory cell matrix encompasses (a) a plurality device isolation films running along column direction, (b) first conductive layers arranged along row and column-directions, adjacent groups of the first conductive layers are isolated from each other by the device isolation film disposed between the adjacent groups, (c) lower inter-electrode dielectrics arranged respectively on crests of the corresponding first conductive layers, (d) an upper inter-electrode dielectric arranged on the lower inter-electrode dielectric made of insulating material different from the lower inter-electrode dielectrics, and (e) second conductive layers running along the row-direction, arranged on the upper inter-electrode dielectric.Type: GrantFiled: November 7, 2005Date of Patent: June 17, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Masayuki Tanaka, Fumitaka Arai
-
Publication number: 20080135912Abstract: A nonvolatile memory including a plurality of memory transistors in series, wherein source/drain and channel regions therebetween are of a first type and a select transistor, at each end of the plurality of memory transistors in series, wherein channels regions of each of the select transistors is of the first type. The first type may be n-type or p-type. The nonvolatile memory may further include a first dummy select transistor at one end of the plurality of memory transistors in series between one of the select transistors and the plurality of memory transistors in series and a second dummy select transistor at the other end of the plurality of memory transistors in series between the other select transistor and the plurality of memory transistors in series.Type: ApplicationFiled: October 24, 2007Publication date: June 12, 2008Inventors: Chang-Hyun Lee, Jung-dal Choi
-
Patent number: 7384846Abstract: A method of fabricating semiconductor devices. Upon formation of a trench for isolation in a cell region, a hard mask film is used as an etch mask. It is thus possible to prevent attacks of a lower layer due to deformation or loss of the etch mask.Type: GrantFiled: June 28, 2005Date of Patent: June 10, 2008Assignee: Hynix Semiconductor Inc.Inventor: Inno Lee
-
Patent number: 7384845Abstract: Methods of fabricating integrated circuit devices are provided. The method includes forming a buried diffusion layer in a source active region. A word line pattern is formed crossing over parallel cell active regions and the source active region. The word line pattern has parallel sidewalls such that the word line pattern forms a substantially straight line pattern on an integrated circuit substrate. A plurality of bit line contact plugs and at least one common source contact plug are formed in an insulating layer on the integrated circuit substrate. The bit line contact plugs and the common source contact plug are electrically coupled to the buried diffusion layer and disposed in a line on the integrated circuit substrate that is substantially parallel to the word line pattern. Related integrated circuit devices are also provided.Type: GrantFiled: August 6, 2004Date of Patent: June 10, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Wook-Hyoung Lee
-
Publication number: 20080128778Abstract: A method of manufacturing a flash memory device is disclosed. The method includes the steps of providing a semiconductor substrate in which a cell region and a select transistor region are defined, etching the semiconductor substrate in the select transistor region so that there is a first step between the cell region and the select transistor region, forming a cell gate in the cell region, and forming a transistor in the select transistor region.Type: ApplicationFiled: June 5, 2007Publication date: June 5, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Young Ho Yang
-
Patent number: 7381615Abstract: Methods for self-aligned trench filling to isolate active regions in high-density integrated circuits are provided. A deep, narrow trench is etched into a substrate between active regions. The trench is filled by growing a suitable dielectric such as silicon dioxide. The oxide grows from the substrate to fill the trench and into the substrate to provide an oxide of greater width and depth than the trench. A conductive layer used for the charge storage region of memory cells can be formed prior to formation of the trench isolation region. The trench can be etched after or as part of etching to form the individual charge storage regions. This can ensure alignment of active areas between isolation trenches. Because the dielectric growth process is self-limiting, an open area resulting from the etching process can be maintained between the active areas.Type: GrantFiled: November 23, 2004Date of Patent: June 3, 2008Assignee: SanDisk CorporationInventor: Jack H. Yuan
-
Patent number: 7381616Abstract: A method of fabricating a multi-level 3D memory array includes: preparing a wafer and peripheral circuits thereon; layers of metal, memory resistor material, and metal are deposited, patterned and etched. The steps of the method of the invention are repeated for N levels of a memory array.Type: GrantFiled: August 24, 2006Date of Patent: June 3, 2008Assignee: Sharp Laboratories of America, Inc.Inventor: Sheng Teng Hsu
-
Publication number: 20080123404Abstract: A reference voltage generator for a matrix of non-volatile memory cells of the EEPROM type, comprises at least one array enabled by an access transistor. The array comprises at least one reference cell associated with a relative select transistor, the transistors and the cell being realized on a semiconductor substrate and having active regions delimited by suitable field oxide regions and covered by a tunnel oxide layer and comprising at least one floating gate realized by a first polysilicon layer and covered by a dielectric layer and by a second polysilicon layer. Advantageously, the floating gate of the reference cells is contacted by a first contact terminal connected to a discharge transistor for the periodical discharge of possibly present charges. A process manufactures such a voltage generator.Type: ApplicationFiled: November 16, 2007Publication date: May 29, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Elisabetta Palumbo, Paola Zuliani, Roberto Annunziata, Daniele Zompi
-
Patent number: 7378315Abstract: A method for fabricating a semiconductor device for a system on chip (SOC) for embodying a transistor for a logic device, an electrical erasable programmable read only memory (EEPROM) cell and a flash memory cell in one chip is provided. Floating gates of the EEPROM cell and the flash memory cell are formed by using a first polysilicon layer; and a gate electrode of the logic device and control gates of the EEPROM cell and the flash memory cell are formed by using a second polysilicon layer. Thus, it is possible to stably form the logic device, the EEPROM cell and the flash memory cell in one chip.Type: GrantFiled: December 6, 2005Date of Patent: May 27, 2008Assignee: Magnachip Semiconductor Ltd.Inventor: Yong-Sik Jeong