Including Additional Field Effect Transistor (e.g., Sense Or Access Transistor, Etc.) Patents (Class 438/258)
-
Patent number: 7811885Abstract: A phase change device may be formed by forming a phase change material and an electrode in a pore in an insulator. The phase change material fills less of the pore than the electrode.Type: GrantFiled: March 19, 2007Date of Patent: October 12, 2010Assignee: Ovonyx, Inc.Inventor: Ilya V. Karpov
-
Publication number: 20100255672Abstract: A method of manufacturing a semiconductor device, includes 5 steps. The first step is a step of forming a floating gate on a first surface region of a semiconductor substrate through a gate insulating film. The second step is a step of forming a tunnel insulating film so as to cover a second surface region adjacent to the first surface region and an end portion of the floating gate. The third step is a step of forming an oxide film so as to cover the tunnel insulating film and be thicker at a portion above the second surface region than at a portion above the floating gate. The fourth step is a step of etching back the oxide film and a surface of the tunnel insulating film on the floating gate. The fifth step is a step of forming a control gate on the tunnel insulating film on the second surface region.Type: ApplicationFiled: April 5, 2010Publication date: October 7, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Toru Kidokoro
-
Patent number: 7807530Abstract: Manufacturing technique for an IC device which includes forming the first conductor film over a memory cell forming region and over a peripheral circuit forming region of a semiconductor substrate, patterning the first conductive film lying over the memory cell forming region to form a first conductive pattern which serves as a first or control gate electrode of a memory cell and leaving the first conductive film over the peripheral circuit forming region, forming a second conductive film over both the memory cell forming region and the first conductive film in the peripheral circuit forming region, etching the second conductive film to form a second or memory gate electrode of the memory cell on at least a side wall of the first conductive pattern, and followed by the formation of a gate electrode of a peripheral circuit transistor by etching the first conductive film in the peripheral circuit forming region.Type: GrantFiled: May 28, 2009Date of Patent: October 5, 2010Assignee: Renesas Electronics CorporationInventor: Shoji Shukuri
-
Publication number: 20100248468Abstract: A method for fabricating flash memory devices, e.g., NAND, NOR, is provided. The method includes providing a semiconductor substrate. The method includes forming a second polysilicon layer overlying a plurality of floating gate structures to cause formation of an upper surface provided on the second polysilicon layer. The upper surface has a first recessed region and a second recessed region. The method includes depositing a photo resist material overlying the upper surface to fill the first recessed region and the second recessed region to form a second upper surface region and cover a first elevated region, a second elevated region, and a third elevated region. The method subjects the second upper surface region to a chemical mechanical polishing process to remove the first elevated region, the second elevated region, and the third elevated region to cause formation of a substantially planarized second polysilicon layer free from the fill material.Type: ApplicationFiled: December 24, 2009Publication date: September 30, 2010Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Lily Jiang, Meng Feng Cai, Jiang Guang Chang
-
Publication number: 20100237398Abstract: A semiconductor storage device includes a semiconductor substrate, a first insulator, a laminated insulator including a second insulator having fixed charges more than those of the first insulator, a single-layer insulator, memory cells between the semiconductor substrate and the first insulator, each memory cells separated from an adjacent memory cell by a cavity portion and including a tunnel insulator, a charge accumulation layer, an insulator, and a control gate electrode, a first selection gate transistor between the semiconductor substrate and the first insulator, a second selection gate transistor between the semiconductor substrate and the first insulator, between one memory cell and the first selection gate transistor, and in contact with the laminated insulator on a first side face on a memory cell side thereof, and a high-voltage peripheral circuit transistor between the semiconductor substrate and the first insulator, and in contact with the single-layer insulator on a side face thereof.Type: ApplicationFiled: March 22, 2010Publication date: September 23, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takeshi Kamigaichi, Satoshi Nagashima, Kenji Aoyama
-
Publication number: 20100237402Abstract: A first select transistor is formed on a semiconductor substrate. Memory cell transistors are stacked on the first select transistor and connected in series. A second select transistor is formed on the memory cell transistors. The memory cell transistors include a tapered semiconductor pillar which increases in diameter from the first select transistor toward the second select transistor, a tunnel dielectric film formed on the side surface of the semiconductor pillar, a charge storage layer which is formed on the side surface of the tunnel dielectric film and which increases in charge trap density from the first select transistor side toward the second select transistor side, a block dielectric film formed on the side surface of the charge storage layer, and conductor films which are formed on the side surface of the block dielectric film and which serve as gate electrodes.Type: ApplicationFiled: March 18, 2010Publication date: September 23, 2010Inventors: Katsuyuki SEKINE, Kensuke TAKANO, Masaaki HIGUCHI, Tetsuya KAI, Yoshio OZAWA
-
Patent number: 7799635Abstract: In a nonvolatile memory device and a method of fabricating the same, a device isolation layer is formed defining an active region in a semiconductor substrate. A gate insulation layer and a first conductive layer are formed on the semiconductor substrate. A pair of stack patterns are formed, each having a intergate dielectric layer pattern and a second conductive layer pattern on the first conductive layer. A mask pattern is formed on the first conductive layer pattern between the stack patterns, the mask pattern being spaced apart from each of the stack patterns. The first conductive layer is patterned using the stack patterns and the mask patterns as an etching mask. Impurity ions are implanted into the active region to form a pair of nonvolatile memory transistors and a select transistor. The resulting nonvolatile memory device includes a memory cell unit that includes the pair of nonvolatile memory transistors and the select transistor.Type: GrantFiled: June 2, 2009Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Wook Koh, Hee-Seog Jeon
-
Patent number: 7795093Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: GrantFiled: July 29, 2008Date of Patent: September 14, 2010Assignee: Micron Technology, Inc.Inventors: John Moore, Joseph F. Brooks
-
Publication number: 20100227465Abstract: A method for fabricating flash memory devices, e.g., NAND, NOR, is provided. The method includes providing a semiconductor substrate. The method includes forming a second polysilicon layer overlying a plurality of floating gate structures to cause formation of an upper surface provided on the second polysilicon layer. The upper surface has a first recessed region and a second recessed region. The method includes depositing a dielectric material overlying the upper surface to fill the first recessed region and the second recessed region to form a second upper surface region and cover a first elevated region, a second elevated region, and a third elevated region.Type: ApplicationFiled: December 24, 2009Publication date: September 9, 2010Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: LILY JIANG, MENG FEN CAI, JIAN GUANG CHANG
-
Publication number: 20100227464Abstract: A method for fabricating flash memory devices, e.g., NAND, NOR, is provided. The method includes providing a semiconductor substrate. The method includes forming a second polysilicon layer overlying a plurality of floating gate structures to cause formation of an upper surface provided on the second polysilicon layer. The upper surface has a first recessed region and a second recessed region. The method includes depositing a dielectric material overlying the upper surface to fill the first recessed region and the second recessed region to form a second upper surface region and cover a first elevated region, a second elevated region, and a third elevated region. The method subjects the second upper surface region to a chemical mechanical polishing process to remove the first elevated region, the second elevated region, and the third elevated region to cause formation of a substantially planarized second polysilicon layer free from the fill material.Type: ApplicationFiled: December 24, 2009Publication date: September 9, 2010Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: LILY JIANG, MENG FENG CAI, JIAN GUANG CHANG
-
Publication number: 20100221880Abstract: A non-volatile semiconductor memory device is disclosed, which comprises a memory cell unit including at least one memory cell transistor formed on a semiconductor substrate and having a laminated structure of a charge accumulation layer and a control gate layer, and a selection gate transistor one of the source/drain diffusion layer regions of which is connected to a bit line or a source line and the other of the source/drain diffusion layer regions of which is connected to the memory cell unit. The shape of the source diffusion layer region of the selection gate transistor is asymmetrical to the shape of the drain diffusion layer region thereof below the selection gate transistor.Type: ApplicationFiled: May 13, 2010Publication date: September 2, 2010Inventor: Toshitake YAEGASHI
-
Patent number: 7787301Abstract: Provided are a flash memory device and a method of manufacturing the same. The flash memory device includes strings. Each of the strings has a string selection line, a ground selection line, and an odd number of word lines formed between the string selection line and the ground selection line.Type: GrantFiled: October 31, 2006Date of Patent: August 31, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-youl Lee, Han-ku Cho, Suk-joo Lee, Gi-sung Yeo, Cha-won Koh, Pan-suk Kwak
-
Patent number: 7776683Abstract: A method for defining patterns in an integrated circuit comprises defining a plurality of features in a first photoresist layer using photolithography over a first region of a substrate. The method further comprises using pitch multiplication to produce at least two features in a lower masking layer for each feature in the photoresist layer. The features in the lower masking layer include looped ends. The method further comprises covering with a second photoresist layer a second region of the substrate including the looped ends in the lower masking layer. The method further comprises etching a pattern of trenches in the substrate through the features in the lower masking layer without etching in the second region. The trenches have a trench width.Type: GrantFiled: May 13, 2008Date of Patent: August 17, 2010Assignee: Micron Technology, Inc.Inventors: Luan C. Tran, John Lee, Zengtao “Tony” Liu, Eric Freeman, Russell Nielsen
-
Patent number: 7776674Abstract: A method for forming a semiconductor structure. The method includes providing a semiconductor structure which includes (a) substrate, (b) a first semiconductor region on top of the substrate, wherein the first semiconductor region comprises a first semiconductor material and a second semiconductor material, which is different from the first semiconductor material, and wherein the first semiconductor region has a first crystallographic orientation, and (c) a third semiconductor region on top of the substrate which comprises the first and second semiconductor materials and has a second crystallographic orientation. The method further includes forming a second semiconductor region and a fourth semiconductor region on top of the first and the third semiconductor regions respectively. Both second and fourth semiconductor regions comprise the first and second semiconductor materials.Type: GrantFiled: August 1, 2008Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Huilong Zhu
-
Patent number: 7772067Abstract: Methods of forming phase-changeable memory devices include techniques to inhibit void formation in phase-changeable materials in order to increase device reliability. These techniques to inhibit void formation use an electrically insulating growth-inhibiting layer to guide the formation of a phase-changeable material region within a memory cell (e.g., PRAM cell). In particular, methods of forming an integrated circuit memory device include forming an interlayer insulating layer having an opening therein, on a substrate, and then lining sidewalls of the opening with a seed layer (i.e., growth-enhancing layer) that supports growth of a phase-changeable material thereon. An electrically insulating growth-inhibiting layer is then selectively formed on a portion of the interlayer insulating layer surrounding the opening. The formation of the growth-inhibiting layer is followed by a step to selectively grow a phase-changeable material region in the opening, but not on the growth-inhibiting layer.Type: GrantFiled: February 28, 2008Date of Patent: August 10, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jinil Lee, Suk Ho Joo, Dohyung Kim, Hyunjun Sim, Hyeyoung Park, Sunglae Cho, Dong-Hyun Im
-
Patent number: 7767566Abstract: Cell gate patterns including first portions separated from each other with a first distance and second portions separated from each other with a second distance less than the first distance, and spacers are formed both sidewalls of the pair of cell gate patterns. The spacers formed on the sidewalls of the second portions are removed using a mask pattern. Accordingly, it is possible to prevent increase of an aspect ratio of a gap between the second portions with the small distance. Since the spacers formed on the sidewalls of the second portions separated from each other with the small distance are selectively removed, it is possible to minimize the increase of the aspect ratio of the gap between the second portions. Thus, it is possible to solve various problems which are caused due to occurrence of a void.Type: GrantFiled: December 21, 2007Date of Patent: August 3, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung-Jin Kim
-
Patent number: 7767523Abstract: A non-volatile semiconductor memory device includes: a nonvolatile memory area including gate electrodes, each including stack of a floating gate, an inter-electrode insulating film and a control gate, and having first insulating side walls formed on side walls of the gate electrode; a peripheral circuit area including single-layer gate electrodes made of the same layer as the control gate; and a first border area including: a first isolation region formed in the semiconductor substrate for isolating the non-volatile memory area and peripheral circuit area; a first conductive pattern including a portion made of the same layer as the control gate and formed above the isolation region; and a first redundant insulating side wall made of the same layer as the first insulating side wall and formed on the side wall of the first conductive pattern on the side of the non-volatile memory area.Type: GrantFiled: February 4, 2009Date of Patent: August 3, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Shinichi Nakagawa
-
Patent number: 7767499Abstract: A method is disclosed to form an upward-pointing p-i-n diode formed of deposited silicon, germanium, or silicon-germanium. The diode has a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The top heavily doped p-type region is doped with arsenic, and the semiconductor material of the diode is crystallized in contact with an appropriate silicide, germanide, or silicide-germanide. A large array of such upward-pointing diodes can be formed with excellent uniformity of current across the array when a voltage above the turn-on voltage of the diodes is applied. This diode is advantageously used in a monolithic three dimensional memory array.Type: GrantFiled: March 27, 2007Date of Patent: August 3, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7759194Abstract: An electrically programmable device with embedded EEPROM and method for making thereof. The method includes providing a substrate including a first device region and a second device region, growing a first gate oxide layer in the first device region and the second device region, and forming a first diffusion region in the first device region and a second diffusion region and a third diffusion region in the second device region. Additionally, the method includes implanting a first plurality of ions to form a fourth diffusion region in the first device region and a fifth diffusion region in the second device region. The fourth diffusion region overlaps with the first diffusion region.Type: GrantFiled: July 25, 2008Date of Patent: July 20, 2010Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yi-Peng Chan, Sheng-He Huang, Zhen Yang
-
Patent number: 7759195Abstract: A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration.Type: GrantFiled: October 20, 2008Date of Patent: July 20, 2010Inventor: Katsuki Hazama
-
Publication number: 20100176435Abstract: First gate electrodes of memory cell transistors are formed in series with each other on a semiconductor substrate. A second gate electrode of a first selection transistor is formed adjacent to one end of the first electrodes. A third gate electrode of a second selection transistor is formed adjacent to the second electrode. A fourth gate electrode of a peripheral transistor is formed on the substrate. First, second, and third sidewall films are formed on side surfaces of the second, third, and fourth gate electrodes, respectively. A film thickness of the third sidewall film is larger than that of the first and second sidewall films. A space between the first electrode and the second electrode is larger than a space between the first electrodes, and a space between the second electrode and the third electrode is larger than a space between the first electrode and the second electrode.Type: ApplicationFiled: September 23, 2009Publication date: July 15, 2010Inventors: Atsuhiro Sato, Fumitaka Arai
-
Patent number: 7755135Abstract: An electrically erasable programmable read-only memory (EEPROM) includes an access transistor having a floating gate and source/drain regions formed at opposite sides of the floating gate in a first well, a first well tap formed in the first well, a control gate located on a second region, first impurity regions formed at both sides of the control gate in the second region, and a second well tap formed in a third region. In order to erase information stored in a memory cell, a predetermined erasing voltage is applied to the source/drain regions of the access transistor and the first well tap, a ground voltage is applied to the first impurity regions in the second region, and a voltage, which is greater than 0V and less than a junction breakdown voltage between the active area and the first well, is applied to the second well tap.Type: GrantFiled: March 6, 2007Date of Patent: July 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-han Yoo, Hoon Chang
-
Publication number: 20100171169Abstract: A nonvolatile semiconductor memory device includes a gate portion formed by laminating a tunnel insulating film, floating gate electrode, inter-poly insulating film and control gate electrode on a semiconductor substrate, and source and drain regions formed on the substrate. The tunnel insulating film has a three-layered structure having a silicon nitride film sandwiched between silicon oxide films. The silicon nitride film is continuous in an in-plane direction and has 3-coordinate nitrogen bonds and at least one of second neighboring atoms of nitrogen is nitrogen.Type: ApplicationFiled: March 17, 2010Publication date: July 8, 2010Inventors: Yuuichiro Mitani, Daisuke Matsushita, Ryuji Ooba, Isao Kamioka, Yoshio Ozawa
-
Patent number: 7749836Abstract: A method for manufacturing a nonvolatile semiconductor memory device including: forming a first and a second stacked gate structures, each of which including a first polysilicon layer formed on a silicon substrate via a gate insulator, an inter-gate insulator formed on the first polysilicon layer, a second polysilicon layer formed on the inter-gate insulator, and a cap layer formed on the second polysilicon layer, respectively; forming a interlayer insulator between the first and the second stacked gate structures, the interlayer insulator covering upper surfaces of the cap layer; planarizing the interlayer insulator by using the cap layers as a stopper; removing the cap layers so that the second polysilicon layers are exposed; masking the exposed second polysilicon layer of the first stacked gate structure by a photoresist film; removing the second polysilicon layer and the inter-gate insulator of the second stacked gate structure so that the first polysilicon layer of the second stacked gate structure is exType: GrantFiled: September 25, 2008Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Seiichi Aritome
-
Publication number: 20100165746Abstract: A semiconductor memory cell, and method of manufacturing a semiconductor memory cell and an method of operating a semiconductor memory cell. A method of operating may include programming a semiconductor memory cell by applying a preset programming voltage to a common source and/or an N-well region, grounding and/or floating a control gate, and/or grounding a word line and/or a bit line. A method of operating may include erasing a semiconductor memory cell by floating and/or grounding a word line, applying a preset erase voltage to a control gate, and/or grounding an N-well, a bit line and/or a common source. A method of operating may include reading a semiconductor memory cell by grounding and/or floating a control gate, applying a preset read voltage to an N-well and/or a common source, grounding a word line, and/or applying a preset drain voltage to a bit line.Type: ApplicationFiled: December 17, 2009Publication date: July 1, 2010Inventor: Jin-Hyo Jung
-
Patent number: 7745286Abstract: A method of providing a memory cell comprises providing a semiconductor substrate including a body of a first conductivity type, first and second regions of a second conductivity type and a channel between the first and second regions; arranging a first insulator layer adjacent to the channel; arranging a charge storage region adjacent to the first insulator layer; arranging a second insulator layer adjacent to the charge storage region; arranging a first conductive region adjacent to the second insulator layer; arranging a filter adjacent to the first conductive region; and arranging a second conductive region adjacent to the filter. The second conductive region overlaps the first conductive region at an overlap surface. A line perpendicular to the overlap surface intersects at least a portion of the charge storage region.Type: GrantFiled: July 16, 2007Date of Patent: June 29, 2010Inventor: Chih-Hsin Wang
-
Publication number: 20100155820Abstract: A flash memory device may include a device isolation layer and an active area formed over a semiconductor substrate, a memory gate formed over the active area, and a control gate formed over the semiconductor substrate including the memory gate, wherein the active area, where a source contact is to be formed, has the same interval spacing as a bit line, and a common source line area, where the source contact is to be formed, has an impurity area connecting neighboring active areas.Type: ApplicationFiled: November 30, 2009Publication date: June 24, 2010Inventor: Jin-Ha Park
-
Publication number: 20100155813Abstract: A semiconductor memory device includes select transistors, cell transistors, and cell units. The select transistors formed on a substrate and include first electrodes. The cell transistors include second electrodes with a charge storage layer and a control. The cell units including a plurality of the cell transistors connected together in series between the two select transistors. A distance between the first electrodes and a distance between the first electrodes which is adjacent to the second electrodes and adjacent second electrodes are each at least double a distance between second electrodes. A surface of the substrate between second electrodes is flush with the surface of the substrate between the first electrode and the adjacent second electrodes. The surface of the substrate between the first electrodes is positioned lower than the surface of the substrate between the first electrodes and the second electrodes.Type: ApplicationFiled: December 23, 2009Publication date: June 24, 2010Inventors: Takeshi MURATA, Hiroyuki NITTA
-
Publication number: 20100151641Abstract: A semiconductor device includes a memory cell gate structure having a first gate insulating film, a first gate electrode, a second gate insulating film, and a second gate electrode, a select gate structure having a third gate insulating film and a third gate electrode including a first electrode portion, a second electrode portion, and a third electrode portion between the first electrode portion and the second electrode portion, a first impurity diffusion layer formed in a surface area of the semiconductor substrate and located at a portion which corresponds to an area between the memory cell gate structure and the first electrode portion, and a second impurity diffusion layer formed in a surface area of the semiconductor substrate and located at a portion which corresponds to an area between the first electrode portion and second electrode portion.Type: ApplicationFiled: February 26, 2010Publication date: June 17, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Shoichi MIYAZAKI
-
Publication number: 20100144108Abstract: For enhancing the high performance of a non-volatile semiconductor memory device having an MONOS type transistor, a non-volatile semiconductor memory device is provided with MONOS type transistors having improved performance in which the memory cell of an MONOS non-volatile memory comprises a control transistor and a memory transistor. A control gate of the control transistor comprises an n-type polycrystal silicon film and is formed over a gate insulative film comprising a silicon oxide film. A memory gate of the memory transistor comprises an n-type polycrystal silicon film and is disposed on one of the side walls of the control gate. The memory gate comprises a doped polycrystal silicon film with a sheet resistance lower than that of the control gate comprising a polycrystal silicon film formed by ion implantation of impurities to the undoped silicon film.Type: ApplicationFiled: February 16, 2010Publication date: June 10, 2010Inventors: Takeshi SAKAI, Yasushi Ishii, Tsutomu Okazaki, Masaru Nakamichi, Toshikazu Matsui, Kyoya Nitta, Satoru Machida, Munekatsu Nakagawa, Yuichi Tsukada
-
Patent number: 7732856Abstract: Methods of forming a non-volatile memory device may include forming a tunnel insulating layer on a semiconductor substrate and forming a charge-trap layer on the tunnel insulating layer. A trench may then be formed extending through the tunnel insulating layer and the charge-trap layer and into the semiconductor substrate so that portions of the charge-trap layer and the tunnel insulating layers remain on opposite sides of the trench. A device isolation layer may be formed in the trench, and a blocking insulating layer may be formed on the device isolation layer and on remaining portions of the charge-trap layer. A gate electrode may be formed on the blocking insulating layer, and the blocking insulating layer and remaining portions of the charge-trap layer may be patterned to provide a blocking insulating pattern and a charge-trap pattern between the gate electrode and the semiconductor substrate. Related structures are also discussed.Type: GrantFiled: March 16, 2007Date of Patent: June 8, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Sung Sim, Jung-Dal Choi, Chang-Seok Kang
-
Patent number: 7727884Abstract: A method includes forming a phase change material layer on a substrate using a deposition process that employs a process gas. The process gas includes a germanium source gas, and the germanium source gas includes at least one of the atomic groups “—N?C?O”, “—N?C?S”, “—N?C?Se”, “—N?C?Te”, “—N?C?Po” and “—C?N”.Type: GrantFiled: July 19, 2007Date of Patent: June 1, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung-Jae Bae, Sung-Lae Cho, Jin-Il Lee, Hye-Young Park, Ji-Eun Lim, Young-Lim Park
-
Patent number: 7727831Abstract: The leakage current generated due to the extension of the depleted layer to the end of the chip is reduced. In MOSFET 100, the depths of the trenches 112 in the gate pad portion 50 and the circumference portion 70 are larger than the depths of the trenches 111 in the cell region 60. Therefore, the depleted layer extending from the cell region 60 along the direction toward the gate pad portion 50 or the direction toward the circumference portion 70 is blocked by the presence of the trench 112. In other words, an extending of the depleted layer can be terminated by disposing the trench 112, so as to avoid reaching the depleted layer to the end of the semiconductor chip. Accordingly, a leakage current generated from the cell region 60 along the direction toward the end of the semiconductor chip can be reduced.Type: GrantFiled: September 20, 2005Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Kinya Ohtani
-
Patent number: 7727839Abstract: A method of manufacturing a NAND flash memory device is disclosed. A semiconductor substrate of a portion in which a source select line SSL and a drain select line DSL will be formed is recessed selectively or entirely to a predetermined depth. Accordingly, the channel length of a gate can be increased and disturbance can be reduced. It is therefore possible to improve the reliability and yield of devices.Type: GrantFiled: December 28, 2006Date of Patent: June 1, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jae Chul Om, Nam Kyeong Kim
-
Patent number: 7727840Abstract: Methods of forming integrated circuit devices are provided. A first mask layer is formed overlying a first portion of a semiconductor substrate. The first mask layer further overlies a second mask layer overlying a second portion of the semiconductor substrate. The first mask layer overlying the first portion of the semiconductor substrate is patterned to define areas for removal of one or more layers of material interposed between the semiconductor substrate and the first mask layer. Portions of the one or more layers of material exposed by the patterned first mask layer are removed to define elements of the integrated circuit device overlying the first portion of the semiconductor substrate.Type: GrantFiled: July 13, 2007Date of Patent: June 1, 2010Assignee: Micron Technology, Inc.Inventor: Mark S. Korber
-
Patent number: 7728380Abstract: Embodiments relate to a semiconductor device. In embodiments, a semiconductor device may include a semiconductor substrate having isolation layers and a well region, a gate electrode formed within a trench having a predetermined depth in the well region, source/drain regions formed at both sides of the trench, respectively, an interlayer dielectric layer formed on the semiconductor substrate to have predetermined contact holes, and metal interconnections formed within the contact holes, respectively.Type: GrantFiled: December 26, 2006Date of Patent: June 1, 2010Assignee: Dongbu HiTek Co., LtdInventor: Jae Hwan Shim
-
Patent number: 7718488Abstract: Self-aligned split-gate flash memory cell array and process of fabrication in which erase and select gates are positioned on opposite sides of stacked floating and control gates, with source regions in the substrate beneath the erase gates, bit line diffusions which are partially overlapped by select gates at the ends of the rows of the cells. The floating and control gates are self-aligned with each other, and the erase and select gates are split from but self-aligned with the stacked gates. With the floating gates surrounded by the other gates and the source regions, high voltage coupling for both programming and erase operations is significantly enhanced. The memory cells are substantially smaller than prior art cells, and the array is biased so that all of the memory cells in it can be erased simultaneously, while programming is bit selectable.Type: GrantFiled: April 27, 2006Date of Patent: May 18, 2010Assignee: Silicon Storage Technology, Inc.Inventors: Chiou-Feng Chen, Prateep Tuntasood, Der-Tsyr Fan
-
Patent number: 7713887Abstract: A method for forming an isolation layer in a semiconductor device includes forming a trench in a semiconductor substrate, forming a first liner nitride layer on an exposed surface of the trench, forming a first high density plasma (HDP) oxide layer such that the first HDP oxide layer partially fills the trench to cover a bottom surface and a side surface of the trench and an upper surface of the first liner nitride layer, etching overhangs generated during the forming of the first HDP oxide layer by introducing a hydrofluoric acid (HF) solution into the semiconductor substrate, forming a second liner nitride layer over the first HDP oxide layer, removing the second liner nitride layer formed on the first HDP oxide layer while forming a second HDP oxide layer to fill the trench, and subjecting the second HDP oxide layer to planarization, so as to form a trench isolation layer.Type: GrantFiled: June 12, 2007Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventor: Byung Soo Eun
-
Patent number: 7709884Abstract: The invention relates to a nonvolatile two-transistor semiconductor memory cell and an associated fabrication method, source and drain regions (2) for a selection transistor (AT) and a memory transistor (ST) being formed in a substrate (1). The memory transistor (ST) has a first insulation layer (3), a charge storage layer (4), a second insulation layer (5) and a memory transistor control layer (6), while the selection transistor (AT) has a first insulation layer (3?) and a selection transistor control layer (4*). By using different materials for the charge storage layer (4) and the selection transistor control layer (4*), it is possible to significantly improve the charge retention properties of the memory cell by adapting the substrate doping with electrical properties remaining the same.Type: GrantFiled: January 13, 2006Date of Patent: May 4, 2010Assignee: Infineon Technologies AGInventors: Franz Schuler, Georg Tempel
-
Patent number: 7704832Abstract: Non-volatile memory and integrated memory and peripheral circuitry fabrication processes are provided. Sets of charge storage regions, such as NAND strings including multiple non-volatile storage elements, are formed over a semiconductor substrate using a layer of charge storage material such as a first layer of polysilicon. An intermediate dielectric layer is provided over the charge storage regions. A layer of conductive material such as a second layer of polysilicon is deposited over the substrate and etched to form the control gates for the charge storage regions and the gate regions of the select transistors for the sets of storage elements. The first layer of polysilicon is removed from a portion of the substrate, facilitating fabrication of the select transistor gate regions from only the second layer of polysilicon. Peripheral circuitry formation is also incorporated into the fabrication process to form the gate regions for devices such as high voltage and logic transistors.Type: GrantFiled: March 28, 2008Date of Patent: April 27, 2010Assignee: SanDisk CorporationInventors: James Kai, Tuan Pham, Masaaki Higashitani, George Matamis, Takashi Orimoto
-
Patent number: 7704829Abstract: A nonvolatile memory device and method for fabricating the same are provided. The nonvolatile memory device includes an active region; a source region formed in the active region; a source line formed on the source region and electrically connected with the source region, to cross over the active region; word lines aligned at each sidewall of the source line to cross over the active region in parallel with the source line; and a charge storage layer interposed between the word lines and the active region. Since the word lines are formed at both sides of the source line using an anisotropic etch-back process, without photolithography, the area of a unit cell can be reduced.Type: GrantFiled: December 30, 2005Date of Patent: April 27, 2010Assignee: LG Electronics Inc.Inventor: Sang Bum Lee
-
Patent number: 7704825Abstract: A memory capable of reducing the memory cell size is provided. This memory includes a first conductive type first impurity region formed on a memory cell array region of the main surface of a semiconductor substrate for functioning as a first electrode of a diode included in a memory cell and a plurality of second conductive type second impurity regions, formed on the surface of the first impurity region at a prescribed interval, each functioning as a second electrode of the diode.Type: GrantFiled: April 28, 2008Date of Patent: April 27, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Publication number: 20100096685Abstract: In a method of making a semiconductor device, a gate dielectric is formed over the semiconductor body. A floating gate is formed over the gate dielectric, an insulating region over the floating gate, and a control gate over the insulating region. The gate dielectric, floating gate, insulating region, and control gate constitute a gate stack. A stress is caused in the gate stack, whereby the band gap of the gate dielectric is changed by the stress.Type: ApplicationFiled: December 18, 2009Publication date: April 22, 2010Inventors: Jiang Yan, Danny Pak-Chum Shum
-
Patent number: 7696561Abstract: A non-volatile memory device includes a first sensing line, a first word line, a depletion channel region, and impurity regions. The first sensing line and the first word line are formed adjacent to each other in parallel on a substrate. The first sensing line and the first word line have a tunnel oxide layer, a first conductive pattern, a dielectric layer pattern and a second conductive pattern sequentially stacked on the substrate. The depletion channel region is formed at an upper portion of the substrate under the first sensing line. The impurity regions are formed at upper portions of the substrate exposed by the first sensing line and the first word line.Type: GrantFiled: October 11, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Khe Yoo, Jeong-Uk Han, Hee-Seog Jeon, Sung-Gon Choi, Bo-Young Seo, Chang-Min Jeon, Ji-Do Ryu
-
Patent number: 7691706Abstract: Embodiments relate to a method for fabricating a semiconductor device. In embodiments, the method may include forming a gate dielectric layer on an active region of a semiconductor substrate defined by an isolation region to form a gate conductive layer pattern, etching the isolation region of the semiconductor substrate where the gate conductive layer pattern is formed, to form an isolation trench, forming a polyoxide layer on the gate conductive layer pattern and a sidewall oxide layer in the trench by carrying out an oxidation process, forming a spacer nitride layer on the polyoxide layer and a liner nitride layer on the sidewall oxide layer by carrying out a nitride layer forming process, and then forming a dielectric layer on an entire surface of the resultant structure to fill the trench.Type: GrantFiled: December 27, 2006Date of Patent: April 6, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Bong Jun Kim
-
Patent number: 7687846Abstract: Disclosed are nonvolatile memory devices and methods of fabricating the same. A nonvolatile memory device can include a field isolation film configured to define active regions in a substrate and a wordline configured to intersect the active regions. Devices can also include source and drain regions formed in each of the active regions at both sides of the wordline and a source line configured to extend along the wordline under the source region. Devices can further include a join region configured to connect the source region with the source line.Type: GrantFiled: November 17, 2006Date of Patent: March 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Wook-Hyoung Lee
-
Patent number: 7682894Abstract: The present invention provides a method of manufacturing a flash memory device. The method includes forming a gate oxide layer on a semiconductor substrate, forming a floating gate including protrusions and depressions on its surface by patterning polysilicon deposited on the gate oxide layer, depositing a dielectric layer on the floating gate and the gate oxide layer, and forming a control gate by patterning polysilicon deposited on the dielectric layer.Type: GrantFiled: December 30, 2005Date of Patent: March 23, 2010Assignee: Dongku HiTek Co.Inventor: Sang-Woo Nam
-
Publication number: 20100068857Abstract: A semiconductor device in which a channel region of MOS transistor is provided not to include a non-flat active region end portion and a manufacturing method thereof is disclosed. According to one aspect, there is provided a semiconductor device comprising a semiconductor substrate, a device isolation separating active region, wherein at least a portion of the device isolation is provided in the semiconductor substrate, and a memory cell including a memory cell transistor that comprises a channel region separated by a slit and constituted of a flat active region alone, a charge storage layer provided on a gate dielectric on the channel region, and a first gate electrode provided on an inter-electrode dielectric so as to cover the charge storage layer, and a select transistor that comprises a second gate electrode provided on the gate dielectric on the active region and electrically connected to a wiring.Type: ApplicationFiled: November 19, 2009Publication date: March 18, 2010Inventor: Kazuaki ISOBE
-
Publication number: 20100044774Abstract: Disclosed here in is a flash memory device and a method of fabricating the same. In accordance with one aspect of the invention, a flash memory device includes first contact plugs formed over a semiconductor substrate between gate patterns. Second contact plugs are formed over the semiconductor substrate between gate patterns and disposed alternately with the first contact plugs. The second contact plugs having a height greater than the first contact plugs. First and second conductive pads are connected to the first contact plugs. First and second pad contact plugs are formed on extended edge portions of the first and second conductive pads. First bit lines are connected to the first and second pad contact plugs, and second bit lines are connected to the second contact plugs.Type: ApplicationFiled: June 30, 2009Publication date: February 25, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: JAE HEON KIM
-
Publication number: 20100047981Abstract: There is provided a method of fabricating an EEPROM for forming a memory cell transistor and a selection transistor, the method includes: forming a first source region and a first drain region of the memory cell transistor; forming a first gate oxide film; forming a resist having at least one through hole on the first gate oxide film; adding conductivity type impurities through the through hole; partially removing the first gate oxide film and forming a tunnel oxide film in a region corresponding to the through hole; forming a floating gate electrode and a second gate oxide film formed on the floating gate electrode; forming a control gate electrode and a selection transistor gate electrode on the second gate oxide film and at a region in which the selection transistor is formed; and forming a second source region and a second drain region of the selection cell transistor.Type: ApplicationFiled: August 13, 2009Publication date: February 25, 2010Applicant: OKI SEMICONDUCTOR CO., LTD.Inventor: Shinji Kyuutoku