Utilizing Epitaxial Semiconductor Layer Grown Through An Opening In An Insulating Layer Patents (Class 438/269)
-
Patent number: 10199278Abstract: A method for manufacturing a semiconductor device includes forming a plurality of fins on a substrate, wherein a hardmask is formed on each of the plurality of fins, forming a gate structure around the plurality of fins, selectively depositing a dummy dielectric on the hardmask on each of the plurality of fins, depositing a dielectric layer on the gate structure and around the dummy dielectrics, selectively removing the dummy dielectrics and the hardmasks with respect to the dielectric layer and the gate structure to create a plurality of openings exposing portions of the gate structure, and selectively removing the exposed portions of the gate structure through the plurality of the openings.Type: GrantFiled: May 30, 2017Date of Patent: February 5, 2019Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Xin Miao, Wenyu Xu, Chen Zhang
-
Patent number: 9842857Abstract: A method of manufacturing a semiconductor structure includes forming a stack of alternating layers comprising insulating layers and spacer material layers over a semiconductor substrate, forming a memory opening through the stack, forming an aluminum oxide layer having a horizontal portion at a bottom of the memory opening and a vertical portion at least over a sidewall of the memory opening, where the horizontal portion differs from the vertical portion by at least one of structure or composition, and selectively etching the horizontal portion selective to the vertical portion.Type: GrantFiled: February 23, 2017Date of Patent: December 12, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Rahul Sharangpani, Sateesh Koka, Raghuveer S. Makala, Srikanth Ranganathan, Mark Juanitas, Johann Alsmeier
-
Patent number: 9786679Abstract: According to one embodiment, a method for manufacturing a semiconductor memory device includes forming a mask layer on the stacked body. The method includes forming a stopper film in a part of the mask layer. The method includes forming a plurality of mask holes in the mask layer. The mask holes include a first mask hole overlapping on the stopper film. The method includes, by etching using the mask layer, forming holes in the stacked body under other mask holes than the first mask hole on the stopper film, but not forming holes in the stacked body under the stopper film. The method includes forming memory films and channel bodies in the holes.Type: GrantFiled: September 3, 2015Date of Patent: October 10, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yoshiaki Fukuzumi, Hideaki Aochi, Mitsuhiro Omura
-
Patent number: 9780096Abstract: Vertical memory devices, and methods of manufacturing the same, include providing a substrate including a cell array region and a peripheral circuit region, forming a mold structure in the cell array region, forming an opening for a common source line passing through the mold structure and extending in a first direction perpendicular to a top surface of the substrate, forming a first contact plug having an inner sidewall delimiting a recessed region in the opening for the common source line, and forming a common source bit line contact electrically connected to the inner sidewall of the first contact plug.Type: GrantFiled: December 10, 2015Date of Patent: October 3, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-yong Park, Kee-jeong Rho, Hyeong Park, Tae-wan Lim
-
Patent number: 9673216Abstract: Disclosed herein are methods of forming memory cell films in 3D memory. An opening having a sidewall may be formed through a stack of alternating layers of silicon oxide and silicon nitride. Bird's beaks may be formed in the silicon nitride at interfaces with the silicon oxide. In one aspect, bird's beaks are formed using a wet SiN etch. In one aspect, bird's beaks are formed by oxidizing SiN. A dilute hydrofluoric acid (DHF) clean may be performed within the opening after forming the bird's beaks in the silicon nitride. A memory cell film may be formed in the opening after performing the DHF clean. The memory cell film is straight, or nearly straight, from top to bottom in a memory hole. The memory cell film is not as susceptible to parasitic charge trapping as a memory cell film having a wavy contour. Therefore, neighbor WL interference may be reduced.Type: GrantFiled: July 18, 2016Date of Patent: June 6, 2017Assignee: SanDisk Technologies LLCInventors: Ashish Baraskar, Liang Pang, Yingda Dong, Ching-huang Lu
-
Patent number: 9627220Abstract: Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. The methods may include two or more nitride removal steps during formation of gate layers in vertical memory cells. The two or more nitride removal steps may allow for wider gate layers increasing the gate fill-in, reducing the occurrence of voids, and thereby improving the word line resistance.Type: GrantFiled: November 4, 2015Date of Patent: April 18, 2017Assignee: Macronix International Co., Ltd.Inventors: Jr-Meng Wang, Chih-Yuan Wu, Kuanf-Wen Liu, Jung-Yi Guo, Chun-Min Cheng
-
Patent number: 9613979Abstract: Manufactured in a method of manufacturing according to an embodiment is a semiconductor memory device including: control gate electrodes; a semiconductor layer; and a charge accumulation layer. In this method of manufacturing, inter-layer insulating layers and sacrifice layers are stacked alternately, an opening that penetrates the inter-layer insulating layers and sacrifice layers is formed, a first insulating layer, the charge accumulation layer, and the semiconductor layer are formed in the opening, the sacrifice layer and part of the first insulating layer are removed, and the control gate electrodes are formed. An internal diameter of the opening is smaller the more downwardly a portion of the opening is positioned. A film thickness of the first insulating layer is smaller the more downwardly a portion of the first insulating layer is positioned.Type: GrantFiled: March 4, 2016Date of Patent: April 4, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Toshihiko Iinuma
-
Patent number: 9530899Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes insulation layers and gate electrodes alternately stacked on a substrate, a vertical channel vertically passing through the insulation layers and the gate electrodes, and a threshold voltage controlling insulation layer, a tunnel insulation layer and a charge storage layer disposed between the vertical channel and the gate electrodes, wherein the threshold voltage controlling insulation layer is disposed between the charge storage layer and the vertical channel and including a material configured to suppress an inversion layer from being formed in the vertical channel.Type: GrantFiled: September 2, 2014Date of Patent: December 27, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Bi O Kim, Jin-Tae Noh, Su-Jin Shin, Jae-Young Ahn, Ki-Hyun Hwang
-
Patent number: 9490331Abstract: A semiconductor arrangement and methods of formation are provided. A semiconductor arrangement includes a semiconductor column on a buffer layer over a substrate. The buffer layer comprises a conductive material. Both a first end of the semiconductor column and a bottom contact are connected to a buffer layer such that the first end of the semiconductor column and the bottom contact are connected to one another through the buffer layer, which reduces a contact resistance between the semiconductor column and the bottom contact. A second end of the semiconductor column is connected to a top contact. In some embodiments, the first end of the semiconductor column corresponds to a source or drain of a transistor and the second end corresponds to the a drain or source of the transistor.Type: GrantFiled: June 30, 2014Date of Patent: November 8, 2016Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventor: Georgios Vellianitis
-
Publication number: 20150145020Abstract: A method of fabricating a three-dimensional (3D) semiconductor memory device is provided. Sacrificial layers and insulating layers are alternately and repeatedly stacked on a top surface of a substrate to form a thin layer structure. A channel structure penetrating the thin layer structure is formed to be in contact with the substrate. A trench penetrating the thin layer structure is formed. The sacrificial layers, the insulating layers and the substrate are exposed in the trench. A recess region formed in the substrate exposed by the trench. A semiconductor pattern filling is formed the recess region. The sacrificial layers exposed by the trench are replaced with gate patterns.Type: ApplicationFiled: October 9, 2014Publication date: May 28, 2015Inventors: CHAEHO KIM, KIHYUN HWANG, DONGWOO KIM, WOONG LEE, JUNGGEUN JEE
-
Publication number: 20150137209Abstract: A semiconductor device includes a first channel layer, a second channel layer protruding from the first channel layer, a pipe gate including a silicide area surrounding the first channel layer, a tunnel insulating layer surrounding the second channel layer, a data storage layer surrounding the second channel layer with the tunnel insulating layer interposed therebetween, and interlayer insulating layers and conductive patterns which are alternately stacked while surrounding the second channel layer with the data storage layer and the tunnel insulating layer interposed therebetween.Type: ApplicationFiled: March 11, 2014Publication date: May 21, 2015Applicant: SK hynix Inc.Inventor: Nam Jae LEE
-
Publication number: 20150137210Abstract: A method of manufacturing a vertical memory device includes forming alternating and repeating insulating interlayers and sacrificial layers on a substrate, the sacrificial layers including polysilicon or amorphous silicon, forming channel holes through the insulating interlayers and the sacrificial layers, forming channels in the channel holes, etching portions of the insulating interlayers and the sacrificial layers between adjacent channels to form openings, removing the sacrificial layers to form gaps between the insulating interlayers, and forming gate lines in the gaps.Type: ApplicationFiled: November 18, 2014Publication date: May 21, 2015Inventors: Phil-Ouk NAM, Jun-Kyu YANG, Jin-Gyun KIM, Jae-Young AHN, Hun Hyeong LIM, Ki-Hyun HWANG
-
Patent number: 9029219Abstract: A method for manufacturing a semiconductor wafer includes a carbon layer formation step, a through hole formation step, a feed layer formation step, and an epitaxial layer formation step. In the carbon layer formation step, a carbon layer (71) is formed on a surface of a substrate (70) made of polycrystalline SiC. In the through hole formation step, through holes (71c) are formed in the carbon layer (71) formed on the substrate (70). In the feed layer formation step, a Si layer (72) and a 3C—SiC polycrystalline layer (73) are formed on a surface of the carbon layer (71). In the epitaxial layer formation step, the substrate (70) is heated so that a seed crystal made of 4H—SiC single crystal is formed on portions of the surface of the substrate (70) that are exposed through the through holes (71c), and a close-spaced liquid-phase epitaxial growth of the seed crystal is caused to form a 4H—SiC single crystal layer.Type: GrantFiled: August 24, 2012Date of Patent: May 12, 2015Assignees: Kwansei Gakuin Educational Foundation, Toyo Tanso Co., Ltd.Inventors: Tadaaki Kaneko, Noboru Ohtani, Shoji Ushio, Ayumu Adachi, Satoru Nogami
-
Patent number: 9018064Abstract: A method of doping the polycrystalline channel in a vertical FLASH device is disclosed. This method uses a plurality of high energy ion implants to dope the channel at various depths of the channel. In some embodiments, these ion implants are performed at an angle offset from the normal direction, such that the implanted ions pass through at least a portion of the surrounding ONO stack. By passing through the ONO stack, the distribution of ranges reached by each ion may differ from that created by a vertical implant.Type: GrantFiled: July 10, 2013Date of Patent: April 28, 2015Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Andrew M. Waite, Jonathan Gerald England, Rajesh Prasad
-
Publication number: 20150099339Abstract: A non-volatile memory device includes a channel layer vertically extending from a substrate, a plurality of inter-layer dielectric layers and a plurality of gate electrodes that are alternately stacked along the channel layer, and an air gap interposed between the channel layer and each of the plurality of gate electrodes. The non-volatile memory device may improve erase operation characteristics by suppressing back tunneling of electrons by substituting a charge blocking layer interposed between a gate electrode and a charge storage layer with an air gap, and a method for fabricating the non-volatile memory device.Type: ApplicationFiled: December 12, 2014Publication date: April 9, 2015Inventors: Min-Soo KIM, Dong-Sun SHEEN, Seung-Ho PYI, Sung-Jin WHANG
-
Patent number: 8987071Abstract: A thin-film transistor comprises a semiconductor panel, a dielectric layer, a semiconductor film layer, a conduct layer, a source and a drain. The semiconductor panel comprises a base, an intra-dielectric layer, at least one metal wire layer and at least one via layer. The dielectric layer is stacked on the semiconductor panel. The semiconductor film layer is stacked on the dielectric layer. The conduct layer is formed on the semiconductor film layer. The source is formed on the via of the vias that is adjacent to and connects to the gate via. The drain is formed on another via of the vias that is adjacent to and connects to the gate via. A fabricating method for a thin-film transistor with metal-gates and nano-wires is also disclosed.Type: GrantFiled: December 16, 2013Date of Patent: March 24, 2015Assignee: National Applied Research LaboratoriesInventors: Min-Cheng Chen, Chang-Hsien Lin, Chia-Yi Lin, Tung-Yen Lai, Chia-Hua Ho
-
Publication number: 20150069499Abstract: According to one embodiment, the stacked body includes a plurality of electrode layers and a plurality of insulating layers alternately stacked on the substrate. The plurality of contact parts are provided in a protruding shape on respective end parts of the plurality of electrode layers. The plurality of contact parts do not overlap each other in the stacking direction. The plurality of contact parts are displaced in a surface direction of the substrate. The plurality of plugs extends from the respective contact parts toward the respective circuit interconnections and electrically connects the respective contact parts with the respective circuit interconnections.Type: ApplicationFiled: March 11, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hiroshi NAKAKI
-
Publication number: 20150072492Abstract: A method for fabricating a non-volatile memory device includes alternately stacking a plurality of inter-layer dielectric layers and a plurality of sacrificial layers over a substrate, forming at least a channel hole that exposes the substrate by selectively etching the inter-layer dielectric layers and the sacrificial layers, forming a protective layer on sidewalls of the sacrificial layers that are exposed through the channel hole, sequentially forming a memory layer and a channel layer on the sidewalls of the channel hole, forming slit holes that penetrate through the inter-layer dielectric layers and the sacrificial layers on both sides of the channel hole, removing the sacrificial layers that are exposed through the slit holes, removing the protective layer, and forming gate electrodes in space from which the sacrificial layers and the protective layer are removed.Type: ApplicationFiled: November 13, 2014Publication date: March 12, 2015Inventors: Seok-Min JEON, Sun-Kak HWANG
-
Publication number: 20150061007Abstract: A high-voltage super junction device is disclosed. The device includes a semiconductor substrate region having a first conductivity type and having neighboring trenches disposed therein. The neighboring trenches each have trench sidewalls and a trench bottom surface. A region having a second conductivity type is disposed in or adjacent to a trench and meets the semiconductor substrate region at a p-n junction. A gate electrode is formed on the semiconductor substrate region and electrically is electrically isolated from the semiconductor substrate region by a gate dielectric. A body region having the second conductivity type is disposed on opposite sides of the gate electrode near a surface of the semiconductor substrate. A source region having the first conductivity type is disposed within in the body region on opposite sides of the gate electrode near the surface of the semiconductor substrate.Type: ApplicationFiled: August 28, 2013Publication date: March 5, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tai-I Yang, Shou-Wei Lee, Shao-Chi Yu, Hong-Seng Shue, Kun-Ming Huang, Po-Tao Chu
-
Patent number: 8969156Abstract: An embodiment is a structure comprising a substrate, a high energy bandgap material, and a high carrier mobility material. The substrate comprises a first isolation region and a second isolation region. Each of first and second isolation regions extends below a first surface of the substrate between the first and second isolation regions. The high energy bandgap material is over the first surface of the substrate and is disposed between the first and second isolation regions. The high carrier mobility material is over the high energy bandgap material. The high carrier mobility material extends higher than respective top surfaces of the first and second isolation regions to form a fin.Type: GrantFiled: August 14, 2014Date of Patent: March 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hsien Wu, Chih-Hsin Ko, Clement Hsingjen Wann
-
Publication number: 20150056771Abstract: A semiconductor device with a super-junction structure is provided, including: a semiconductor substrate having a first conductivity type; an epitaxial layer having the first conductivity type formed over the semiconductor substrate; a first doping region having the first conductive type formed in a portion of the epitaxial layer; a second doping region having a second conductivity type formed in a portion of the of the epitaxial layer; a third doping region having the second conductivity type formed in a portion of the of the epitaxial layer, wherein the doping region partially comprises doped polysilicon materials having the second conductivity type; a gate dielectric layer formed over the epitaxial layer, partially overlying the well region; and a gate electrode formed over a portion of the gate dielectric layer.Type: ApplicationFiled: October 16, 2014Publication date: February 26, 2015Inventor: Tsung-Hsiung LEE
-
Patent number: 8962432Abstract: A method for forming semiconductor devices using damascene techniques provides self-aligned conductive lines that have an end-to-end spacing less than 60 nm without shorting. The method includes using at least one sacrificial hardmask layer to produce a mandrel and forming a void in the mandrel. The sacrificial hardmask layers are formed over a base material which is advantageously an insulating material. Another hardmask layer is also disposed over the base material and under the mandrel in some embodiments. Spacer material is formed alongside the mandrel and filling the void. The spacer material serves as a mask and at least one etching procedure is carried out to translate the pattern of the spacer material into the base material. The patterned base material includes trenches and raised portions. Conductive features are formed in the trenches using damascene techniques.Type: GrantFiled: January 23, 2014Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ying Lee, Jyu-Horng Shieh
-
Publication number: 20150041879Abstract: Semiconductor structures may include a stack of alternating dielectric materials and control gates, charge storage structures laterally adjacent to the control gates, a charge block material between each of the charge storage structures and the laterally adjacent control gates, and a pillar extending through the stack of alternating oxide materials and control gates. Each of the dielectric materials in the stack has at least two portions of different densities and/or different rates of removal. Also disclosed are methods of fabricating such semiconductor structures.Type: ApplicationFiled: August 12, 2013Publication date: February 12, 2015Applicant: Micron Technology, Inc.Inventors: Srikant Jayanti, Fatma Arzum Simsek-Ege, Pavan Kumar Reddy Aella
-
Publication number: 20150014760Abstract: In an example, a device comprises a vertical stack of memory cells. Each memory cell of the vertical stack may include more than one memory element. A first vertical gate line may be coupled to a first one of the memory elements in each memory cell, and a second vertical gate line may be coupled to a second one of the memory elements in each memory cell. The first vertical gate line may be electrically isolated from the second vertical gate line.Type: ApplicationFiled: June 25, 2014Publication date: January 15, 2015Inventor: Bruce Lynn Bateman
-
Publication number: 20150017772Abstract: A method of doping the polycrystalline channel in a vertical FLASH device is disclosed. This method uses a plurality of high energy ion implants to dope the channel at various depths of the channel. In some embodiments, these ion implants are performed at an angle offset from the normal direction, such that the implanted ions pass through at least a portion of the surrounding ONO stack. By passing through the ONO stack, the distribution of ranges reached by each ion may differ from that created by a vertical implant.Type: ApplicationFiled: July 10, 2013Publication date: January 15, 2015Inventors: Andrew M. Waite, Jonathan Gerald England, Rajesh Prasad
-
Patent number: 8927347Abstract: A semiconductor device includes: an n?-type base layer; a p-type base layer formed in a part of a front surface portion of the n?-type base layer; an n+-type source layer formed in a part of a front surface portion of the p-type base layer; a gate insulating film formed on the front surface of the p-type base layer between the n+-type source layer and the n?-type base layer; a gate electrode that faces the p-type base layer through the gate insulating film; a p-type column layer formed continuously from the p-type base layer in the n?-type base layer; a p+-type collector layer formed in a part of a rear surface portion of the n?-type base layer; a source electrode electrically connected to the n+-type source layer; and a drain electrode electrically connected to the n?-type base layer and to the p+-type collector layer.Type: GrantFiled: May 20, 2014Date of Patent: January 6, 2015Assignee: Rohm Co., Ltd.Inventors: Toshio Nakajima, Syoji Higashida
-
Patent number: 8921182Abstract: A method for fabricating a nonvolatile memory device includes forming a stacked structure having a plurality of interlayer dielectric layers and a plurality of sacrificial layers wherein interlayer dielectric layers and sacrificial layers are alternately stacked over a substrate, forming a first hole exposing a part of the substrate by selectively etching the stacked structure, forming a first insulation layer in the first hole, forming a second hole exposing the part of the substrate by selectively etching the first insulation layer, and forming a channel layer in the second hole.Type: GrantFiled: September 5, 2012Date of Patent: December 30, 2014Assignee: SK Hynix Inc.Inventors: Sung-Wook Jung, Yun-Kyoung Lee, Young-Soo Ahn, Tae-Hwa Lee
-
Patent number: 8916445Abstract: Semiconductor devices with reduced substrate defects and methods of manufacture are disclosed. The method includes forming a dielectric material on a substrate. The method further includes forming a shallow trench structure and deep trench structure within the dielectric material. The method further includes forming a material within the shallow trench structure and deep trench structure. The method further includes forming active areas of the material separated by shallow trench isolation structures. The shallow trench isolation structures are formed by: removing the material from within the deep trench structure and portions of the shallow trench structure to form trenches; and depositing an insulator material within the trenches.Type: GrantFiled: August 16, 2013Date of Patent: December 23, 2014Assignee: International Business Machines CorporationInventor: Effendi Leobandung
-
Publication number: 20140370676Abstract: The semiconductor device includes a vertical channel layer formed on a substrate; conductive layer patterns and insulating layer patterns alternately formed around a length of each of the vertical channel layer; and a charge storing layer pattern formed between each of the vertical channel layers and the conductive layer patterns, where each of the charge storing layer patterns is isolated by the insulating layer patterns.Type: ApplicationFiled: September 4, 2014Publication date: December 18, 2014Inventor: Sang Bum LEE
-
Patent number: 8912053Abstract: A method for fabricating a non-volatile memory device includes forming a stacked structure where a plurality of inter-layer dielectric layers and a plurality of second sacrificial layers are alternately stacked over a substrate, forming a channel layer that is coupled with a portion of the substrate by penetrating through the stacked structure, forming a slit that penetrates through the second sacrificial layers by selectively etching the stacked structure, removing the second sacrificial layers that are exposed through the slit, forming an epitaxial layer over the channel layer exposed as a result of the removal of the second sacrificial layers, and forming a gate electrode layer filling a space from which the second sacrificial layers are removed, and a memory layer interposed between the gate electrode layer and the epitaxial layer.Type: GrantFiled: September 7, 2012Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventor: Hyun-Seung Yoo
-
Patent number: 8912064Abstract: A method for forming an impurity region of a vertical transistor includes forming an impurity ion junction region within a semiconductor substrate, and forming a trench by etching the semiconductor substrate in which the impurity ion junction region is formed. The etching process is performed to remove a portion of the impurity ion junction region, so that a remaining portion of the impurity ion junction region is exposed to a lower side wall of the trench to serve as a buried bit line junction region.Type: GrantFiled: June 25, 2013Date of Patent: December 16, 2014Assignee: SK Hynix Inc.Inventors: Yong Seok Eun, Tae Kyun Kim, Kyong Bong Rouh, Eun Shil Park
-
Publication number: 20140363938Abstract: A manufacturing method of an electric power semiconductor device includes following processes. A plurality of first second conductivity type impurity implantation layers are formed in a surface of a second semiconductor layer of a first conductivity type. A first trench is formed between a first non-implantation region and one of the plurality of first second conductivity type impurity implantation layers. An epitaxial layer of the first conductivity type is formed and covers the plurality of first second conductivity type impurity implantation layers. A plurality of second second conductivity type impurity implantation layers are formed in a surface of the epitaxial layer. A second trench is formed between a second non-implantation region and one of the plurality of second second conductivity type impurity implantation layers. A third semiconductor layer of the first conductivity type is formed and covers the plurality of second second conductivity type impurity implantation layers.Type: ApplicationFiled: August 21, 2014Publication date: December 11, 2014Inventors: Wataru SAITO, Syotaro ONO, Toshiyuki NAKA, Shunji TANIUCHI, Hiroaki YAMASHITA
-
Publication number: 20140349455Abstract: In a semiconductor memory device, a plurality of control gates is stacked in a first region and a second region of a substrate. A plurality of interlayer insulating layers is stacked in a portion of the second region of the substrate. Each interlayer insulating layer is formed at the same level as a corresponding one of the control gates. A plurality of sub-control gates is stacked in the first and second regions region of the substrate and interposed between the control gates and the interlayer insulating layers. A common node penetrates the interlayer insulating layers and the sub-control gates.Type: ApplicationFiled: August 4, 2014Publication date: November 27, 2014Inventor: Young Soo AHN
-
Patent number: 8889564Abstract: A mandrel having vertical planar surfaces is formed on a single crystalline semiconductor layer. An epitaxial semiconductor layer is formed on the single crystalline semiconductor layer by selective epitaxy. A first spacer is formed around an upper portion of the mandrel. The epitaxial semiconductor layer is vertically recessed employing the first spacers as an etch mask. A second spacer is formed on sidewalls of the first spacer and vertical portions of the epitaxial semiconductor layer. Horizontal bottom portions of the epitaxial semiconductor layer are etched from underneath the vertical portions of the epitaxial semiconductor layer to form a suspended ring-shaped semiconductor fin that is attached to the mandrel. A center portion of the mandrel is etched employing a patterned mask layer that covers two end portions of the mandrel. A suspended semiconductor fin is provided, which is suspended by a pair of support structures.Type: GrantFiled: August 31, 2012Date of Patent: November 18, 2014Assignee: International Business Machines CorporationInventors: Kangguo Cheng, James J. Demarest, Balasubramanian S. Haran
-
Publication number: 20140332875Abstract: A method of manufacturing a vertical memory device is disclosed. In the method, a plurality of insulation layers and a plurality of first sacrificial layers are alternately stacked on a substrate. A plurality of holes is formed through the plurality of insulation layers and first sacrificial layers. A plasma treatment process is performed to oxidize the first sacrificial layers exposed by the holes. A plurality of second sacrificial layer patterns project from sidewalls of the holes. A blocking layer pattern, a charge storage layer pattern and a tunnel insulation layer pattern are formed on the sidewall of the holes that cover the second sacrificial layer patterns. A plurality of channels is formed to fill the holes. The first sacrificial layers and the second sacrificial layer patterns are removed to form a plurality of gaps exposing a sidewall of the blocking layer pattern. A plurality of gate electrodes is formed to fill the gaps.Type: ApplicationFiled: February 19, 2014Publication date: November 13, 2014Inventors: Jung-Hwan Kim, Jun-Kyu Yang, Hun-Hyeong Lim, Jae-ho Choi, Ki-Hyun Hwang
-
Patent number: 8883596Abstract: A semiconductor device with vertical channel transistors and a method of fabricating the same are provided. A method of fabricating the semiconductor device includes patterning a substrate to form a trench that defines an active region, forming a sacrificial pattern in a lower region of the trench, forming a spacer on an upper sidewall of the trench, recessing a top surface of the sacrificial pattern to form a window exposing a sidewall of the active region between the spacer and the sacrificial pattern, doping a sidewall of the trench through the window to form a doped region in the active region, and forming a wiring in the trench to be connected to the doped region.Type: GrantFiled: March 8, 2013Date of Patent: November 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seonghwee Cheong, Mansug Kang, Joon Kim, Kihong Nam, Gyuwan Choi
-
Patent number: 8877587Abstract: A method for fabricating a nonvolatile memory device includes forming a stacked structure over a substrate defining a cell area and a peripheral area and having a source region, the stacked structure including interlayer dielectric layers and sacrifice layers, forming channel layers connected to the substrate through the stacked structure of the cell area, forming a first slit in the stacked structure of the cell area, forming a second slit in the stacked structure, the second slit including a first portion and a second portion, removing the sacrifice layers exposed through the first and second slits, forming conductive layers to fill spaces from which the sacrifice layers are removed, forming an insulating layer in the second slit, and forming a source contact by burying a conductive material in the first portion of the second slit having the insulating layer formed therein.Type: GrantFiled: December 17, 2012Date of Patent: November 4, 2014Assignee: SK Hynix Inc.Inventor: Yoo-Hyun Noh
-
Publication number: 20140308789Abstract: According to one embodiment, a semiconductor memory device with memory cells each composed of a vertical transistor, comprises a silicon layer formed into a columnar shape on a silicon substrate, a gate insulating film part in which a tunnel insulating film, a charge storage layer, and a block insulating film are formed to surround the sidewall surface of the silicon layer, and a stacked structure part formed to surround the sidewall surface of the gate insulating film part and in which a plurality of interlayer insulating films and a plurality of control gate electrode layers are stacked alternately. The silicon layer, gate insulating film part, and control gate electrode layer constitute the vertical transistor. The charge storage layer has a region lower in trap level than a region facing the control gate electrode layer between the vertical transistors.Type: ApplicationFiled: June 25, 2014Publication date: October 16, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tetsuya Kai, Yoshio Ozawa, Ryota Fujitsuka, Yoshitaka Tsunashima
-
Patent number: 8853030Abstract: The present invention discloses a method for production of selective growth masks using underfill dispensing and sintering. The method includes steps of: providing a sapphire substrate, growing a gallium nitride base layer on the sapphire substrate, coating a photoresist layer, performing imprint lithography, exposure and development, performing underfill dispensing, and performing sintering. The production method of the present invention can be applied in the atmosphere, and vacuum chambers as known production approaches are unnecessary. The selective growth masks produced by the method of the present invention make the growth of nanowires cylindrical and perpendicular to the gallium nitride base layer, and each nanowire is parallel to one another.Type: GrantFiled: April 22, 2013Date of Patent: October 7, 2014Assignee: Nanocrystal Asia Inc.Inventors: Chong-Ming Lee, Andrew Eng-Jia Lee
-
Publication number: 20140264549Abstract: A vertical memory device includes a substrate, a column of vertical channels on the substrate and spaced apart along a direction parallel to the substrate, respective charge storage structures on sidewalls of respective ones of the vertical channels and gate electrodes vertically spaced along the charge storage structures. The vertical memory device further includes an isolation pattern disposed adjacent the column of vertical channels and including vertical extension portions extending parallel to the vertical channels and connection portions extending between adjacent ones of the vertical extension portions.Type: ApplicationFiled: February 27, 2014Publication date: September 18, 2014Inventor: Chang-Hyun Lee
-
Publication number: 20140252363Abstract: A method to fabricate a three dimensional memory structure includes forming an array stack, creating a layer of sacrificial material above the array stack, etching a hole through the layer of sacrificial material and the array stack, creating a pillar of semiconductor material in the hole to form at least two vertically stacked flash memory cells that use the pillar as a common body, removing at least some of the layer of sacrificial material around the pillar to expose a portion of the pillar, and forming a field effect transistor (FET) using the portion of the pillar as the body of the FET.Type: ApplicationFiled: March 6, 2013Publication date: September 11, 2014Inventors: Haitao Liu, Chandra V. Mouli, Krishna K. Parat, Jie Sun, Guangyu Huang
-
Patent number: 8828863Abstract: A method for providing metal filled features in a layer is provided. A nonconformal metal seed layer is deposited on tops, sidewalls, and bottoms of the features, wherein more seed layer is deposited on tops and bottoms of features than sidewalls. The metal seed layer are etched back on tops, sidewalls, and bottoms of the features, wherein some metal seed layer remains on tops and bottoms of the features. Deposition on the seed layer on tops of the features is suppressed. An electroless “bottom up” deposition of metal is provided to fill the features.Type: GrantFiled: June 25, 2013Date of Patent: September 9, 2014Assignee: Lam Research CorporationInventors: William T. Lee, Xiaomin Bin
-
Publication number: 20140239375Abstract: A vertical memory device includes a channel array, a charge storage layer structure, multiple gate electrodes and a dummy pattern array. The channel array includes multiple channels, each of which is formed on a first region of a substrate and is formed to extend in a first direction substantially perpendicular to a top surface of the substrate. The charge storage layer structure includes a tunnel insulation layer pattern, a charge storage layer pattern and a blocking layer pattern, which are sequentially formed on a sidewall of each channel in the second direction substantially parallel to the top surface of the substrate. The gate electrodes arranged on a sidewall of the charge storage layer structure and spaced apart from each other in the first direction. The dummy pattern array includes multiple dummy patterns, each of which is formed on a second region adjacent the first region of the substrate and is formed to extend in the first direction.Type: ApplicationFiled: February 18, 2014Publication date: August 28, 2014Inventors: Jin-Gyun KIM, Jae-Young AHN, Ki-Hyun HWANG
-
Patent number: 8815685Abstract: Methods are provided for fabricating integrated circuits. In accordance with one embodiment, the method includes forming a portion of a semiconductor substrate at least partially bounded by a confinement isolation material. A liner dielectric is formed overlying the confinement isolation material and is treated to passivate a surface thereof. An epitaxial layer of semiconductor material is then grown overlying the portion of semiconductor substrate.Type: GrantFiled: January 31, 2013Date of Patent: August 26, 2014Assignee: GLOBALFOUNDRIES, Inc.Inventors: Nicholas LiCausi, Jody Fronheiser, Errol Todd Ryan
-
Patent number: 8809947Abstract: In an exemplary embodiment, a method for fabricating integrated circuits includes providing a semiconductor substrate. The method etches the semiconductor substrate to form a non-planar transistor structure having sidewalls. On a standard (100) <110> substrate the fin sidewalls have (110) surface plane if the fins are aligned or perpendicular with the <110> wafer notch. The method includes depositing a sacrificial liner along the sidewalls of the non-planar transistor structure. Further, a confining material is deposited overlying the semiconductor substrate and adjacent the sacrificial liner. The method includes removing at least a portion of the sacrificial liner and forming a void between the sidewalls of the non-planar transistor structure and the confining material. A cladding layer is epitaxially grown in the void. Since the sidewall growth is limited by the confining material, a cladding layer of uniform thickness is enabled on fins with (110) sidewall and (100) top surface.Type: GrantFiled: May 30, 2013Date of Patent: August 19, 2014Assignee: GlobalFoundries, Inc.Inventors: Kerem Murat Akarvardar, Ajey Poovannummoottil Jacob
-
Publication number: 20140220750Abstract: Provided are a semiconductor device and a method of fabricating the same. The method may include forming an electrode structure including insulating layers and electrode layers alternatingly stacked on a substrate, forming a channel hole to penetrate the electrode structure, forming a data storage layer on a sidewall of the channel hole, and forming a semiconductor pattern on a sidewall of the data storage layer to be electrically connected to the substrate. The electrode layers may be metal-silicide layers, and the insulating layers and the electrode layers may be formed in an in-situ manner using the same deposition system.Type: ApplicationFiled: February 3, 2014Publication date: August 7, 2014Inventors: Woonghee Sohn, Kihyun Yun, Myoungbum Lee, Jeonggil Lee, Tai-Soo Lim, Yong Chae Jung
-
Patent number: 8796090Abstract: A method for fabricating a semiconductor device includes forming a plurality of semiconductor body lines in which a plurality of buried bit lines are buried, to be separated by a plurality of trenches, forming a filling layer that fills each of the plurality of trenches, forming a conductive layer over the plurality of semiconductor body lines and the filling layer, forming a plurality of semiconductor pillars over the plurality of semiconductor body lines by etching the conductive layer.Type: GrantFiled: December 17, 2012Date of Patent: August 5, 2014Assignee: SK Hynix Inc.Inventors: Heung-Jae Cho, Tae-Yoon Kim
-
Patent number: 8785277Abstract: A method of manufacturing a trench power semiconductor structure is provided. The method comprising the steps of: providing a base, forming a dielectric pattern layer on the base to define an active region and a terminal region, wherein a portion of the base in the active region and the terminal region is covered by the dielectric pattern layer; selectively forming a first epitaxial layer on the base without being covered by the dielectric pattern layer; removing the dielectric pattern layer in the active region to form a gate trench on the base, and forming a gate dielectric layer on the first epitaxial layer and on the inner surface of the gate trench; forming the gate structure in the gate trench; utilizing the dielectric pattern layer to forming a body on or in the first epitaxial layer; and forming a source on the upper portion of the body.Type: GrantFiled: September 14, 2012Date of Patent: July 22, 2014Assignee: Super Group Semiconductor Co., Ltd.Inventor: Hsiu-Wen Hsu
-
Patent number: 8778762Abstract: Some embodiments include methods of forming vertically-stacked structures, such as vertically-stacked memory cells. A first hardmask is formed over a stack of alternating electrically conductive levels and electrically insulative levels. A first opening is formed through the first hardmask and the stack. Cavities are formed to extend into the electrically conductive levels. A fill material is formed within the first opening and within the cavities. A second hardmask is formed over the first hardmask and over the fill material. A second opening is formed through the second hardmask. The second opening is narrower than the first opening. The second opening is extended into the fill material to form an upwardly-opening container from the fill material. Sidewalls of the upwardly-opening container are removed, while leaving the fill material within the cavities as a plurality of vertically-stacked structures.Type: GrantFiled: December 7, 2012Date of Patent: July 15, 2014Assignee: Micron Technology, Inc.Inventors: Saurabh Keshav, Scott Pook, Fatma Arzum Simsek-Ege
-
Publication number: 20140191178Abstract: The disclosure relates to a method of fabricating a vertical MOS transistor, comprising the steps of: forming, above a semiconductor surface, a conductive layer in at least one dielectric layer; etching a hole through at least the conductive layer, the hole exposing an inner lateral edge of the conductive layer and a portion of the semiconductor surface; forming a gate oxide on the inner lateral edge of the conductive layer and a bottom oxide on the portion of the semiconductor surface; forming an etch-protection sidewall on the lateral edge of the hole, the sidewall covering the gate oxide and an outer region of the bottom oxide, leaving an inner region of the bottom oxide exposed; etching the exposed inner region of the bottom oxide until the semiconductor surface is reached; and depositing a semiconductor material in the hole.Type: ApplicationFiled: January 8, 2014Publication date: July 10, 2014Applicant: STMicroelectronics (Rousset) SASInventor: Philippe Boivin