Trench Capacitor Patents (Class 438/386)
-
Publication number: 20100093149Abstract: A conductive film is formed to extend from a bottom and a sidewall of a recess formed in an interlayer insulating film onto a top surface of the interlayer insulating film. Dry etching of the conductive film is performed such that a portion of the conductive film remains on the bottom and sidewall of the recess. The dry etching is also performed such that a deposition film is formed on a top portion of the recess.Type: ApplicationFiled: October 12, 2009Publication date: April 15, 2010Applicant: Elpida Memory, Inc.Inventor: Keisuke Ohtsuka
-
Publication number: 20100090264Abstract: One embodiment relates to an integrated circuit formed on a semiconductor body having interconnect between source/drain regions of a first and second transistor. The interconnect includes a metal body arranged underneath the surface of the semiconductor body. A contact element establishes electrical contact between the metal body and the source/drain regions of the first and second transistor. The contact element extends along a connecting path between the source/drain regions of the first and second transistors. Other methods, devices, and systems are also disclosed.Type: ApplicationFiled: October 10, 2008Publication date: April 15, 2010Applicant: Qimonda AGInventors: Hans-Peter Moll, Gouri Sankar Kar, Martin Popp, Lars Heineck, Peter Lahnor, Arnd Scholz, Stefan Jakschik, Wolfgang Roesner, Gerhard Enders, Werner Graf, Peter Baars, Klaus Muemmler, Bernd Hintze, Andrei Josiek
-
Patent number: 7696046Abstract: In a method of manufacturing a semiconductor device, an active channel pattern is formed on a substrate. The active channel pattern includes preliminary gate patterns and single crystalline silicon patterns that are alternately stacked with each other. A source/drain layer is formed on a sidewall of the active channel pattern. Mask pattern structures including a gate trench are formed on the active channel pattern and the source/drain layer. The patterns are selectively etched to form tunnels. The gate trench is then filled with a gate electrode. The gate electrode surrounds the active channel pattern. The gate electrode is protruded from the active channel pattern. The mask pattern structures are then removed. Impurities are implanted into the source/drain regions to form source/drain regions. A silicidation process is carried out on the source/drain regions to form a metal silicide layer, thereby completing a semiconductor device having a MOS transistor.Type: GrantFiled: October 22, 2007Date of Patent: April 13, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Sang Kim, Sung-Young Lee, Sung-Min Kim, Eun-Jung Yun, In-Hyuk Choi
-
Patent number: 7696041Abstract: In a method for fabricating a semiconductor component, a semiconductor substrate comprising a first surface is provided and a shaping matrix is applied to the first surface. The shaping matrix comprises at least one continuous depression arranged in such a way that contact regions in a region of the first surface are at least partly uncovered. A sacrificial layer is applied to sidewalls of the continuous depression in an upper section of the depression, a first electrode is produced by applying a first conductive layer in a lower section of the depression and to the sacrificial layer, and the sacrificial layer is removed in order to uncover the sidewalls of the shaping matrix in the upper section. A dielectric layer is applied to the first conductive layer and a second electrode is formed by applying a second conductive layer to the dielectric layer.Type: GrantFiled: April 28, 2006Date of Patent: April 13, 2010Assignee: Qimonda AGInventor: Ulrike Gruening-Von Schwerin
-
Publication number: 20100081248Abstract: A method for manufacturing a semiconductor device comprises forming a first plate electrode that defines a storage node region over a semiconductor substrate, forming a first dielectric film at sidewalls of the storage node region, forming a storage node over the storage node region, and forming a second dielectric film and a second plate electrode over the resulting structure, thereby preventing collapse of the storage node and also preventing generation of defects by electric short between capacitors.Type: ApplicationFiled: June 30, 2009Publication date: April 1, 2010Applicant: Hynix Semiconductor Inc.Inventor: Dong Geun LEE
-
Publication number: 20100079924Abstract: A method of patterning a metal (141, 341, 841) on a vertical sidewall (132, 332, 832) of an excavated feature (130, 330, 830) includes placing a material (350) in the excavated feature such that a portion (435) of the metal is exposed in the excavated feature above the material, etching the exposed portion of the metal away from the vertical sidewall using a first wet etch chemistry, and removing the material from the excavated feature by etching it away using a second wet etch chemistry. The described method may be used to produce a MIM capacitor (800) suitable for an eDRAM device.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Steven J. Keating, Nick Lindert, Nadia Rahhal-Orabi, Brian Doyle, Satyarth Suri, Swaminathan Sivakumar, Lana Jong, Lin Sha
-
Publication number: 20100072573Abstract: In one embodiment, high doped semiconductor channels are formed in a semiconductor region of an opposite conductivity type to increase the capacitance of the device.Type: ApplicationFiled: December 3, 2009Publication date: March 25, 2010Inventors: David D. Marreiro, Sudhama C. Shastri, Gordon M. Grivna, Earl D. Fuchs
-
Patent number: 7682896Abstract: The present invention relates to a method of fabrication process which integrates the processing steps for fabricating the trench MIM capacitor with the conventional middle-of-line processing steps for fabricating metal contacts, so that the inner metallic electrode layer of the trench MIM capacitor and the metal contact of the FET or other logic circuitry components are formed by a single middle-of-line processing step and comprise essentially the same metallic material. The semiconductor device contains at least one trench metal-oxide-metal (MIM) capacitor and at least one other logic circuitry component, preferably at least one field effect transistor (FET). The trench MIM capacitor is located in a trench in a substrate and comprises inner and outer metallic electrode layers with a dielectric layer therebetween. The FET comprises a source region, a drain region, a channel region, and at least one metal contact connected with the source or drain region.Type: GrantFiled: May 18, 2007Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Herbert Lei Ho, Subramanian Srikanteswara Iyer, Vidhya Ramachandran
-
Patent number: 7682923Abstract: A method of forming a metal trench pattern in a thin-film device includes a step of depositing an electrode film on a substrate or on a base layer, a step of forming a resist pattern layer having a trench forming portion used to make a trench pattern, on the deposited electrode film, a step of forming a metal layer for filling spaces in the trench forming portion and for covering the trench forming portion, by performing plating through the formed resist pattern layer using the deposited electrode film as an electrode, a step of planarizing at least a top surface of the formed metal layer until the trench forming portion of the resist pattern layer is at least exposed, and a step of removing the exposed trench forming portion of the resist pattern layer.Type: GrantFiled: December 31, 2007Date of Patent: March 23, 2010Assignee: TDK CorporationInventors: Akifumi Kamijima, Hideyuki Yatsu
-
Patent number: 7682922Abstract: A capacitor having a suitably large value for decoupling applications is formed in a trench defined by isolation structures such as recessed isolation or shallow trench isolation. The capacitor provides a contact area coextensive with an active area and can be reliably formed individually or in small numbers. Plate contacts are preferably made through implanted regions extending to or between dopant diffused regions forming a capacitor plate. The capacitor can be formed by a process subsequent to formation of isolation structures such that preferred soft mask processes can be used to form the isolation structures and process commonality and compatibility constraint are avoided while the capacitor forming processes can be performed in common with processing for other structures.Type: GrantFiled: January 18, 2007Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Anil K. Chinthakindi, Deok-Kee Kim, Xi Li
-
Patent number: 7683415Abstract: A semiconductor device and a method for fabricating the same are provided. The method includes: forming a contact plug passing through an inter-layer insulation layer; sequentially forming a lower electrode layer, a dielectric layer and an upper electrode layer on the inter-layer insulation layer; patterning the upper electrode layer; patterning the dielectric layer and the lower electrode layer, thereby obtaining a capacitor including an upper electrode, a patterned dielectric layer and a lower electrode; and sequentially forming a first metal interconnection line connected with the contact plug and second metal interconnection lines connected with the capacitor.Type: GrantFiled: December 12, 2005Date of Patent: March 23, 2010Assignee: Magnachip Semiconductor, Ltd.Inventor: Jin-Youn Cho
-
Patent number: 7678660Abstract: A method of manufacturing a capacitor device of the present invention, includes the steps of, forming an insulating layer on a substrate, forming a recess portion in the insulating layer by an imprinting process, forming a lower electrode by filling a metal layer in the recess portion in the insulating layer, forming a photosensitive dielectric layer on the lower electrode, forming an upper electrode on the dielectric layer, and forming a dielectric layer pattern under the upper electrode by exposing/developing the dielectric layer while using the upper electrode as a mask.Type: GrantFiled: October 19, 2005Date of Patent: March 16, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventor: Koichi Tanaka
-
Patent number: 7674712Abstract: A method of patterning a substrate by mechanically locating a first masking film over the substrate; removing one or more first opening portions in first locations in the first masking film to form one or more first masking portions in the first masking film. First materials are deposited over the substrate in the first locations to form first patterned areas before mechanically locating a second masking film over the substrate and first masking portions. One or more second opening portions are removed from second locations, different from the first locations, in both the second masking film and the first masking portions to form one or more second masking portions. Second materials are deposited over the substrate in the second locations to form second patterned areas.Type: GrantFiled: October 22, 2007Date of Patent: March 9, 2010Inventor: Ronald S. Cok
-
Patent number: 7674675Abstract: The invention provides a fingered decoupling capacitor in the bulk silicon region that are formed by etching a series of minimum or sub-minimum trenches in the bulk silicon region, oxidizing these trenches, removing the oxide from at least one or more disjoint trenches, filling all the trenches with either in-situ doped polysilicon, intrinsic polysilicon that is later doped through ion implantation, or filling with a metal stud, such as tungsten and forming standard interconnects to the capacitor plates.Type: GrantFiled: July 12, 2006Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Zachary E. Berndlmaier, Edward W. Kiewra, Carl J. Radens, William R. Tonti
-
Publication number: 20100054021Abstract: An integrated circuit includes a memory array portion and a support circuitry portion arranged on a semiconductor substrate. An insulative layer is formed on the semiconductor substrate. Data storage capacitors are located in the memory array portion and extending through the insulative layer. Non-data storage capacitors are located in the support circuitry portion and terminating above the insulative layer.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Applicant: QIMONDA AGInventor: Andreas Thies
-
Publication number: 20100055861Abstract: A method for fabricating a capacitor in a semiconductor device includes forming an insulation layer over a substrate, forming a storage node contact plug passing through the insulation layer and coupled to the substrate, recessing the storage node contact plug to a certain depth to obtain a sloped profile, forming a barrier metal over the surface profile of the recessed storage node contact plug, forming a sacrificial layer over the substrate structure, etching the sacrificial layer to form an opening exposing the barrier metal, forming a bottom electrode over the surface profile of the opening, and removing the etched sacrificial layer.Type: ApplicationFiled: May 4, 2009Publication date: March 4, 2010Inventor: Soung-Min Ku
-
Publication number: 20100044832Abstract: A structure of trench capacitor and method for manufacturing the trench capacitor is provided. The collar oxide layer of the trench capacitor is formed by a thermal oxidation process. Moreover, a protective layer such as silicon nitride covers the collar oxide layer. A failure analysis of the collar oxide layer can be operated by detecting the protective layer. If the protective layer is detected, the collar oxide layer is therefore at a suitable thickness. Furthermore, a mask layer rather than the collar oxide layer is used as a mask during the trench formation.Type: ApplicationFiled: August 24, 2008Publication date: February 25, 2010Inventors: Yi-Nan Su, Chun-Ming Chang
-
Publication number: 20100047991Abstract: A high-k dielectric film, a method of forming the high-k dielectric film, and a method of forming a related semiconductor device are provided. The high-k dielectric film includes a bottom layer of metal-silicon-oxynitride having a first nitrogen content and a first silicon content and a top layer of metal-silicon-oxynitride having a second nitrogen content and a second silicon content. The second nitrogen content is higher than the first nitrogen content and the second silicon content is higher than the first silicon content.Type: ApplicationFiled: October 30, 2009Publication date: February 25, 2010Inventors: Kil-Ho Lee, Chan Lim
-
Patent number: 7667258Abstract: Double-sided container capacitors are formed using sacrificial layers. A sacrificial layer is formed within a recess in a structural layer. A lower electrode is formed within the recess. The sacrificial layer is removed to create a space to allow access to the sides of the structural layer. The structural layer is removed, creating an isolated lower electrode. The lower electrode can be covered with a capacitor dielectric and upper electrode to form a double-sided container capacitor.Type: GrantFiled: January 19, 2007Date of Patent: February 23, 2010Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Kevin R. Shea, Chris W. Hill, Kevin J. Torek
-
Patent number: 7666792Abstract: The invention provides a method for forming a deep trench in a substrate. A sacrificial layer and a liner layer are first used to define the deep trench pattern. The sacrificial layer is then replaced with a silicon glass layer. A thick mask layer includes the silicon glass layer, the liner layer and a silicon nitride layer is formed on the substrate. Through an opening of the thick mask layer, a deep trench is etched into the substrate.Type: GrantFiled: February 22, 2008Date of Patent: February 23, 2010Assignee: Nanya Technology Corp.Inventors: Chung-Yen Chou, Hai-Han Hung, Teng-Wang Huang, Shin-Yu Nieh
-
Publication number: 20100038751Abstract: A deep trench (DT) capacitor comprises a trench in a silicon layer, a buried plate surrounding the trench, a dielectric layer lining the trench, and a node conductor in the trench. The top surface of the poly node is higher than the surface of the silicon layer, so that it is high enough to ensure that a nitride liner used as a CMP etch stop for STI oxide surrounding a top portion of the poly node will be higher than the STI oxide, so that the nitride liner can be removed prior to forming a silicide contact on top of the poly node.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Applicant: International Business Machines CorporationInventors: HUILONG ZHU, Babar A. Khan, Xi Li, Joyce C. Liu, Thomas A. Wallner
-
Publication number: 20100041203Abstract: A method of making a semiconductor structure includes forming at least a first trench and a second trench having different depths in a substrate, forming a capacitor in the first trench, and forming a via in the second trench. A semiconductor structure includes a capacitor arranged in a first trench formed in a substrate and a via arranged in a second trench formed in the substrate. The first and second trenches have different depths in the substrate.Type: ApplicationFiled: August 14, 2008Publication date: February 18, 2010Inventors: David S. Collins, Kai D. Feng, Zhong-Xiang He, Peter J. Lindgren, Robert M. Rassel
-
Patent number: 7662694Abstract: The capacitance of a capacitor is adjusted by forming openings in one of a pair of electrodes of the capacitor, the openings having different sizes d1, d2, d3, . . . , wherein d1>d2>d3> . . . and being arranged in numbers n1, n2, n3, . . . , respectively; and sequentially filling a necessary number of the openings with an electroconductive material in descending order of the size so as to adjust the capacitance gradually with an increasing degree of precision. The resulting capacitor is mounted to a printed wiring board.Type: GrantFiled: July 31, 2006Date of Patent: February 16, 2010Assignee: Ibiden Co., Ltd.Inventors: Hajime Sakamoto, Takashi Kariya, Yasuhiko Mano
-
Publication number: 20100032740Abstract: A semiconductor device that enables placement of a line or the like under a fuse without any additional step and a method of manufacturing the same are provided. The semiconductor device includes a plurality of first capacitor holes made in an insulating layer, a capacitor formed in the first capacitor holes, a DRAM cell made up of the capacitor and a transistor coupled to the capacitor, a plurality of second capacitor holes made in the insulating layer, and a fuse formed between the second capacitor holes.Type: ApplicationFiled: July 8, 2009Publication date: February 11, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Hiroyasu Kitajima
-
Publication number: 20100032801Abstract: An capacitor is formed in an interlevel dielectric (ILD) layer of the integrated circuit (IC) by etching vertical trenches through the ILD and depositing conformal layers of a bottom electrode metal, a capacitor dielectric and a top electrode metal. The capacitor can attain a capacitance density of 20 nanofarads/mm2 in a 1 micron thick ILD, and is suitable for replacing external capacitors in a circuit containing the IC with external circuit elements. The disclosed fabrication methods are compatible with aluminum or copper interconnects.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Jarvis Benjamin Jacobs, Max Walthour Lippitt, Scott Kelly Montgomery, Robert William Murto, Byron Lovell Williams, Duofeng Yue
-
Publication number: 20100032799Abstract: A method and structures are provided for implementing decoupling capacitors with hot spot thermal reduction on integrated circuit chips including silicon-on-insulator (SOI) circuits. A silicon-on-insulator (SOI) structure includes a silicon substrate layer, a thin buried oxide (BOX) layer carried by the silicon substrate layer, and an active layer carried by the thin BOX layer. A thermal conductive path is built proximate to a hotspot area in the active layer to reduce thermal effects including a backside thermal connection from a backside of the SOI structure. The backside thermal connection includes a backside etched opening extending from the backside of the SOI structure into the silicon substrate layer, a capacitor dielectric formed on said backside etched opening; and a thermal connection material deposited on said capacitor dielectric filling said backside etched opening.Type: ApplicationFiled: August 6, 2008Publication date: February 11, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald Keith Bartley, Todd Alan Christensen, Paul Eric Dahlen, John Edward Sheets, II
-
Publication number: 20100032803Abstract: A method is disclosed for passivating and contacting a capacitor in an IC above a top level of interconnect metallization, without adding process steps. Passivation is accomplished by a dielectric layer, part of the IC protective overcoat, deposited directly on the capacitor, overlapping the electrode edges. Contact is made to the top electrode of the capacitor by etching small capacitor vias during a bond pad via etch process, followed by depositing and patterning bond pad metal in the capacitor vias to connect the top electrode to other circuit elements in the IC. The top electrode thickness is increased to accommodate the bond pad via etch process.Type: ApplicationFiled: August 10, 2009Publication date: February 11, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Maxwell Walthour Lippitt, III, Stephen Arlon Meisner, Lee Alan Stringer, Stephen Fredrick Clark, Fred Percy Debnam, II, Byron Lovell Williams
-
Patent number: 7659202Abstract: A method performed on a wafer having multiple chips each including a doped semiconductor and substrate involves etching an annulus trench, metalizing an inner and an outer perimeter side wall of the annulus trench, etching a via trench into the wafer, making a length of the via trench electrically conductive, thinning a surface of the substrate.Type: GrantFiled: March 30, 2007Date of Patent: February 9, 2010Inventor: John Trezza
-
Patent number: 7659163Abstract: A method for forming a semiconductor device is provided. The method includes providing a substrate having a plurality of protrusions projecting from the substrate; forming a silicon layer over the substrate and each protrusion; performing an anisotropic etching to transfer the silicon layer into a silicon spacer positioned on a side wall of each protrusion; forming an oxide layer over the silicon spacer; and etching the substrate to form a recess on the substrate by using the oxide layer as a mask.Type: GrantFiled: November 30, 2006Date of Patent: February 9, 2010Assignee: Nanya Technology Corp.Inventors: Chih-Huang Wu, Chien-Jung Yang
-
Publication number: 20100029056Abstract: A method of manufacturing a dual contact trench capacitor is provided. The method includes a first plate extending from a trench and isolated from a wafer body, and forming a second plate extending from the trench and isolated from the wafer body and the first plate.Type: ApplicationFiled: July 29, 2008Publication date: February 4, 2010Inventors: Timothy W. Kemerer, Jenifer E. Lary, James S. Nakos, Steven M. Shank
-
Publication number: 20100025815Abstract: A semiconductor device including a metallic compound Hfx1Moy1Nz1 as an electrode. The work function of the electrode can be modulated by doping the metallic compound with dopants including nitrogen, silicon or germanium. The metallic compound of the present invention is applicable to PMOS, NMOS, CMOS transistors and capacitors.Type: ApplicationFiled: July 31, 2008Publication date: February 4, 2010Inventors: Shian-Jyh Lin, Chih-Wei Huang, Chao-Sung Lai, Hsing-Kan Peng
-
Publication number: 20100029055Abstract: A method of manufacturing a dual contact trench capacitor is provided. The method includes forming a first plate provided within a trench and isolated from a wafer body by a first insulator layer formed in the trench. The method further includes forming a second plate provided within the trench and isolated from the wafer body and the first plate by a second insulator layer formed in the trench.Type: ApplicationFiled: July 29, 2008Publication date: February 4, 2010Inventors: Timothy W. Kemerer, Jenifer E. Lary, James S. Nakos, Steven M. Shank
-
Patent number: 7655518Abstract: An on-chip bypass capacitor and method of manufacturing the same, the on-chip bypass capacitor including at least two capacitor arrays, each capacitor array including a first layer connecting the at least two capacitor arrays in series, each capacitor array including a plurality of capacitors, each of the plurality of capacitors including a second layer connecting the plurality of capacitors in parallel. The on-chip bypass capacitor may be part of a chip which also includes a memory cell array including at least one cell capacitor.Type: GrantFiled: December 11, 2006Date of Patent: February 2, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: DaeHwan Kim, JungHwa Lee
-
Publication number: 20100022065Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: ApplicationFiled: October 2, 2009Publication date: January 28, 2010Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh Lin, Chien-LI Cheng
-
Publication number: 20100013047Abstract: An integrated circuit on a substrate comprises a buffer capacitor in a buffer region. The buffer capacitor comprises a buffer electrode arranged at least partially in a recess, and a dielectric layer disposed between the buffer electrode and the substrate.Type: ApplicationFiled: July 16, 2008Publication date: January 21, 2010Inventors: Andreas Thies, Klaus Muemmler
-
Publication number: 20100006979Abstract: The present invention provides embodiments of a capacitor and a method of forming the capacitor. The capacitor includes one or more trenches formed in a semiconductor layer above a substrate. The trench includes dielectric material deposited on the trench walls and a conductive fill material formed within the trench and above the dielectric material. The capacitor also includes one or more first doped regions formed adjacent the trench(es) in the semiconductor layer. The first doped region is doped with a first type of dopant. The capacitor further includes one or more second doped regions formed adjacent the first doped region(s) in the semiconductor layer. The second doped regions are doped with a second type of dopant that is opposite to the first type of dopant.Type: ApplicationFiled: July 14, 2008Publication date: January 14, 2010Inventor: Thomas J. Krutsick
-
Publication number: 20100001330Abstract: A method of fabricating a semiconductor device is provided. The method comprises: (a) providing a first and a second conductor; (b) providing a conductive layer; (c) forming a part of the conductive layer into a data storage layer by a plasma oxidation process, wherein the data storage layer is positioned between the first and the second conductor.Type: ApplicationFiled: July 2, 2008Publication date: January 7, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Wei-Chih CHIEN, Kuo-Pin CHANG, Erh-Kun LAI, Kuang-Yeu HSIEH
-
Patent number: 7638828Abstract: The invention concerns a capacitor whereof one first electrode consists of a highly doped active region (D) of a semiconductor component (T) formed on one side of a surface of a semiconductor body, and whereof the second electrode consists of a conductive region (BR) coated with insulation (IL) formed beneath said active region and embedded in the semiconductor body.Type: GrantFiled: January 12, 2004Date of Patent: December 29, 2009Assignee: STMicroelectronics S.A.Inventor: Jean-Pierre Schoellkopf
-
Patent number: 7638390Abstract: A static random access memory (SRAM) cell structure at least comprising a substrate, a transistor, an upper electrode and a capacitor dielectric layer. A device isolation structure is set up in the substrate to define an active region. The active region has an opening. The transistor is set up over the active region of the substrate. The source region of the transistor is next to the opening. The upper electrode is set up over the opening such that the opening is completely filled. The capacitor dielectric layer is set up between the upper electrode and the substrate.Type: GrantFiled: September 7, 2007Date of Patent: December 29, 2009Assignee: United Microelectric Corp.Inventors: Tzung-Han Lee, Kuang-Pi Lee, Wen-Jeng Lin, Rern-Hurng Larn
-
Publication number: 20090302419Abstract: In the method a first layer, particularly of amorphous silicon, is deposited on the surface of a substrate with trenches. Part of this surface is covered with a protective layer. The first layer is thereafter maskless removed with a dry etching treatment on the substrate surface while it is kept within the trench.Type: ApplicationFiled: November 25, 2005Publication date: December 10, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Antonius L A M Kemmeren, Freddy Roozeboom, Johan H. Klootwijk, Robertus A. M. Wolters
-
Publication number: 20090302421Abstract: A deep trench capacitor includes a trench having walls and a floor. The deep trench capacitor also includes a layer of gate oxide on the walls and floor. Gate polysilicon is deposited over the gate oxide.Type: ApplicationFiled: June 9, 2008Publication date: December 10, 2009Inventors: Charu Sardana, Bradley Jensen, Irfan Rahim, Jeffrey T. Watt
-
Patent number: 7629221Abstract: Disclosed is a method for forming a capacitor of a semiconductor device. In such a method, a mold insulating layer is formed on an insulating interlayer provided with a storage node plug, and the mold insulating layer is etched to form a hole through which the storage node plug is exposed. Next, a metal storage electrode with an interposed WN layer is formed on a hole surface including the exposed storage node plug and the mold insulating layer is removed. Finally, a dielectric layer and a plate electrode are formed in order on the metal storage electrode.Type: GrantFiled: July 1, 2005Date of Patent: December 8, 2009Assignee: Hynix Semiconductor Inc.Inventors: Ki Seon Park, Jae Sung Roh, Hyun Chul Sohn
-
Publication number: 20090294907Abstract: A structure and method of forming a capacitor is described. In one embodiment, the capacitor includes a cylindrical first electrode having an inner portion bounded by a bottom surface and an inner sidewall surface, the first electrode further having an outer sidewall, the first electrode being formed from a conductive material. An insulating fill material is disposed within the inner portion of the first electrode. A capacitor dielectric is disposed adjacent at least a portion of the outer sidewall of the first electrode. A second electrode is disposed adjacent the outer sidewall of the first electrode and separated therefrom by the capacitor dielectric. The second electrode is not formed within the inner portion of the first electrode.Type: ApplicationFiled: June 2, 2008Publication date: December 3, 2009Inventors: Stefan Tegen, Klaus Muemmler, Peter Baars, Odo Wunnicke
-
Publication number: 20090289324Abstract: A method of forming IC devices includes providing a substrate and forming a patterned masking layer including at least one masked region having at least one masking layer, and a feature region bounded by the masking layer. Etching forms an etched feature in the substrate, wherein undercutting during the etching forms at least one mask overhang region over a surface portion of the etched feature that is recessed relative to an outer edge of the masking layer. A pullback etch process exclusive of any additional patterning step laterally etches the masking layer. The conditions for the pullback etch retain at least a portion of the masking layer and reduce a length of the mask overhang region by at least 50%, or eliminate the mask overhang region entirely. The etched feature is then filled after the pullback etch process to form a filled etched feature.Type: ApplicationFiled: May 15, 2009Publication date: November 26, 2009Applicant: TEXAS INSTRUMENTS INCInventors: BRIAN E. GOODLIN, THOMAS D. BONIFIELD
-
Publication number: 20090289291Abstract: A bottle shaped trench for an SOI capacitor is formed by a simple processing sequence. A non-conformal dielectric layer with an optional conformal dielectric diffusion barrier layer underneath is formed on sidewalls of a deep trench. Employing an isotropic etch, the non-conformal dielectric layer is removed from a bottom portion of the deep trench, leaving a dielectric spacer covering sidewalls of the buried insulator layer and the top semiconductor layer. The bottom portion of the deep trench is expanded to form a bottle shaped trench, and a buried plated is formed underneath the buried insulator layer. The dielectric spacer may be recessed during formation of a buried strap to form a graded thickness dielectric collar around the upper portion of an inner electrode. Alternately, the dielectric spacer may be removed prior to formation of a buried strap.Type: ApplicationFiled: May 21, 2008Publication date: November 26, 2009Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Herbert L. Ho, Paul C. Parries, Geng Wang
-
Publication number: 20090280617Abstract: A fabricating process for a substrate with an embedded passive component is provided. The fabricating process includes the following steps. First, a substrate including a top conductive layer, a bottom conductive layer, and at least a dielectric layer is provided. The top conductive layer and the bottom conductive layer are separately disposed on a top surface and a bottom surface of the dielectric layer. Next, a plurality of plating through holes is formed in the substrate. Then, the top and the bottom conductive layers are patterned to form a patterned top conductive layer and a patterned bottom conductive layer separately, and the dielectric layer is exposed in part. The patterned top conductive layer and the patterned bottom conductive layer have many traces and many trenches formed by the traces. Thereafter, the trenches are filled with a material, wherein the traces and the material are adapted for forming the passive component.Type: ApplicationFiled: January 23, 2009Publication date: November 12, 2009Applicant: Subtron Technology Co. Ltd.Inventor: Shih-Lian Cheng
-
Patent number: 7615443Abstract: The invention discloses a method of forming a finFET device. A hard mask layer is formed on an active area of a semiconductor substrate. A portion of the hard mask layer is etched to form a recess. A conformal gate defining layer is deposited on the recess and a tilt angle ion implantation process is performed. A part of the gate defining layer is removed to define a fin pattern. The fin pattern is subsequently transferred to the hard mask layer. The patterned hard mask layer having the fin pattern is utilized as an etching mask, and the semiconductor substrate is etched to form a fin structure.Type: GrantFiled: February 13, 2008Date of Patent: November 10, 2009Assignee: Nanya Technology Corp.Inventors: Chih-Hao Cheng, Tzung-Han Lee
-
Publication number: 20090273882Abstract: A capacitor includes a first electrode, a dielectric layer, and a second electrode. The capacitor also includes a buffer layer formed over at least one of an interface between the first electrode and the dielectric layer and an interface between the dielectric layer and the second electrode, wherein the buffer layer includes a compound of a metal element from electrode materials of one of the first and second electrodes and a metal element from materials included in the dielectric layer.Type: ApplicationFiled: April 21, 2009Publication date: November 5, 2009Inventors: Kyung-Woong PARK, Kee-Jeung LEE, Deok-Sin KIL, Young-Dae KIM, Jin-Hyock KIM, Kwan-Woo DO, Jeong-Yeop LEE
-
Patent number: 7611958Abstract: A method of producing a capacitor that includes producing a first electrode having a first surface; forming a recess in an element, walls of the element and the first surface of the first electrode defining the recess, the element having a first surface exterior of the recess; forming a dielectric layer on the element, the dielectric layer oriented against the first surface of the element and against the walls of the element within the recess; polishing off at least a portion of the dielectric layer oriented against the first surface of the element to electrically isolate the portion of the dielectric layer located in the recess from any portion of the dielectric layer remaining outside the recess; and producing a second electrode, the second electrode oriented at least partially within the recess with the dielectric layer oriented between the first electrode and the second electrode.Type: GrantFiled: December 5, 2007Date of Patent: November 3, 2009Assignee: Infineon Technologies AGInventors: Klaus Goller, Tanja Schest
-
Publication number: 20090267186Abstract: A structure and a method for fabrication of the structure use a capacitor trench for a trench capacitor and a resistor trench for a trench resistor. The structure is typically a semiconductor structure. In a first instance, the capacitor trench has a linewidth dimension narrower than the resistor trench. The trench linewidth difference provides an efficient method for fabricating the trench capacitor and the trench resistor. In a second instance, the trench resistor comprises a conductor material at a periphery of the resistor trench and a resistor material at a central portion of the resistor trench.Type: ApplicationFiled: July 8, 2009Publication date: October 29, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Robert M. Rassel