Trench Capacitor Patents (Class 438/386)
-
Patent number: 7919413Abstract: A method for forming patterns comprises providing a substrate. A set of seed features is formed over the substrate. At least one bi-layer comprising a first layer followed by a second layer is formed on the set of seed features. The first layer and the second layer above the set of seed features are removed. The first layer and the second layer are anisotropically etched successively at least one time to form an opening next to the set of seed features.Type: GrantFiled: August 6, 2007Date of Patent: April 5, 2011Assignee: Industrial Technology Research InstituteInventor: Frederick T Chen
-
Publication number: 20110073992Abstract: A first interlayer dielectric is formed over a substrate, and an electric conductor pillar is formed in the first interlayer dielectric. A damascene wiring part insulating film is formed over an upper surface of the first interlayer dielectric. The damascene wiring part insulating film above the electric conductor pillar is removed to form an opening part for capacitance, and an insulating film for capacitive element is formed over the upper surface of the first interlayer dielectric. The insulating film for capacitive element and the first interlayer dielectric above the electric conductor pillar are removed to form a trench for wiring. Metal bodies are embedded in the opening part for capacitance and the trench for wiring. The metal body in the opening part for capacitance is to be an upper electrode of the capacitive element, and the metal body in the trench for wiring is to be a logic wiring.Type: ApplicationFiled: September 29, 2010Publication date: March 31, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Masahiro WADA, Takaaki NAGAI
-
Publication number: 20110073994Abstract: A method of fabricating a trench capacitor, and a trench capacitor fabricated thereby, are disclosed. The method involves the use of a vacuum impregnation process for a sol-gel film, to facilitate effective deposition of high-permittivity materials within a trench in a semiconductor substrate, to provide a trench capacitor having a high capacitance whilst being efficient in utilisation of semiconductor real estate.Type: ApplicationFiled: May 26, 2009Publication date: March 31, 2011Applicant: NXP B.V.Inventors: Jin Liu, Aarnoud Laurens Roest, Freddy Roozeboom, Vahid Shabro
-
Publication number: 20110073990Abstract: One or more embodiments relate to a method for making a capacitor such as a trench capacitor. The method includes: providing a substrate; forming an opening within the substrate; forming a sidewall spacer over a sidewall surface of the opening; forming a first conductive layer within the opening after forming the sidewall spacer; removing the sidewall spacer; forming a dielectric layer over the first conductive layer within the opening; and forming a second conductive layer over the dielectric layer within the opening.Type: ApplicationFiled: September 28, 2009Publication date: March 31, 2011Inventors: Rudolf BERGER, Guenther RUHL, Kai-Olaf SUBKE
-
Patent number: 7915132Abstract: The invention relates to a method for producing a capacitor arrangement, and to a corresponding capacitor arrangement, wherein the first insulating layer is formed at the surface of a carrier substrate and a first capacitor electrode with a multiplicity of interspaced first interconnects is produced in said insulating layer. Using a mask layer, partial regions of the first insulating layer are removed for the purpose of uncovering the multiplicity of first interconnects, and after the formation of a capacitor dielectric at the surface of the uncovered first interconnects, a second capacitor electrode is formed with a multiplicity of interspaced second interconnects lying between the first interconnects coated with capacitor dielectric. This additionally simplified production method enables self-aligning and cost-effective production of capacitors having a high capacitance per unit area and mechanical stability.Type: GrantFiled: September 18, 2009Date of Patent: March 29, 2011Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Helmut Tews
-
Patent number: 7915136Abstract: The invention includes methods of forming semiconductor constructions and methods of forming pluralities of capacitor devices. An exemplary method of the invention includes forming conductive material within openings in an insulative material to form capacitor electrode structures. A lattice is formed in physical contact with at least some of the electrode structures, a protective cap is formed over the lattice, and subsequently some of the insulative material is removed to expose outer surfaces of the electrode structures. The lattice can alleviate toppling or other loss of structural integrity of the electrode structures, and the protective cap can protect covered portions of the insulative material from the etch. After the outer sidewalls of the electrode structures are exposed, the protective cap is removed. The electrode structures are then incorporated into capacitor constructions.Type: GrantFiled: July 30, 2009Date of Patent: March 29, 2011Assignee: Round Rock Research, LLCInventor: H. Montgomery Manning
-
Publication number: 20110070716Abstract: Example embodiment is provided to a method for manufacturing a semiconductor device, including forming a hard mask layer on a buried bit line and forming a storage node contact hole by using the selectivity between an interlayer insulating layer and the hard mask layer, thereby forming a contact hole using a mask of a line pattern instead of a hole pattern. Accordingly, a mask for the contact hole can be easily fabricated and the contact area can be maximized, thereby reducing the contact resistance.Type: ApplicationFiled: December 30, 2009Publication date: March 24, 2011Applicant: Hynix Semiconductor Inc.Inventor: Ji Hye KIM
-
Patent number: 7910451Abstract: A node dielectric, an inner electrode, and a buried strap cavity are formed in the deep trench in an SOI substrate. A buried layer contact cavity is formed by lithographic methods. The buried strap cavity and the buried layer contact cavity are filled simultaneously by deposition of a conductive material, which is subsequently planarized to form a buried strap in the deep trench and a buried contact via outside the deep trench. The simultaneous formation of the buried strap and the buried contact via enables formation of a deep trench capacitor in the SOI substrate in an economic and efficient manner.Type: GrantFiled: April 4, 2008Date of Patent: March 22, 2011Assignee: International Business Machines CorporationInventor: Thomas W. Dyer
-
Patent number: 7911028Abstract: A semiconductor device including a metallic compound Hfx1Moy1Nz1 as an electrode. The work function of the electrode can be modulated by doping the metallic compound with dopants including nitrogen, silicon or germanium. The metallic compound of the present invention is applicable to PMOS, NMOS, CMOS transistors and capacitors.Type: GrantFiled: July 31, 2008Date of Patent: March 22, 2011Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chih-Wei Huang, Chao-Sung Lai, Hsing-Kan Peng
-
Publication number: 20110065253Abstract: A manufacturing method for double-side capacitor of stack DRAM has steps of: forming a sacrificial structure in the isolating trench and the capacitor trenches; forming a first covering layer and a second covering layer on the sacrificial structure; modifying a part of the second covering layer; removing the un-modified second covering layer and the first covering layer to expose the sacrificial structure; removing the exposed part of the sacrificial structure to expose the electrode layer; removing the exposed electrode layer to expose the oxide layer; and removing the oxide layer and sacrificial structure to form the double-side capacitors.Type: ApplicationFiled: February 2, 2010Publication date: March 17, 2011Applicant: INOTERA MEMORIES, INC.Inventors: SHIN-BIN HUANG, TSUNG-HAN LEE, CHUNG-LIN HUANG
-
Patent number: 7906832Abstract: The semiconductor device according to the present invention includes a plurality of capacitance elements. Each capacitance element has a structure obtained by holding a capacitance film made of an insulating material between first and second electrodes made of a metallic material. The first and second electrodes are so arranged as to partially overlap each other while relatively positionally deviating from each other in a direction orthogonal to the opposed direction thereof. The plurality of capacitance elements are stacked in the opposed direction.Type: GrantFiled: October 24, 2008Date of Patent: March 15, 2011Assignee: Rohm Co., Ltd.Inventor: Satoshi Kageyama
-
Patent number: 7906404Abstract: A semiconductor device and method for fabricating the same is provided. The semiconductor device includes a substrate, at least one capacitor, an active circuit and a power plane. The substrate has a first cavity formed through a first surface to a first depth and a second cavity formed through a second surface to a second depth. The first and second cavities forming a via hole through the substrate. The at least one capacitor includes a first conductive material layer deposited in the via hole, a first isolation material layer deposited over the first conductive material layer, and a second conductive material layer deposited over the first isolation material layer. The active circuit adjacent the first surface and electrically coupled to the at least one capacitor, and the power plane adjacent the second surface and electrically coupled to the at least one capacitor to provide power conditioning to the active circuit.Type: GrantFiled: November 21, 2008Date of Patent: March 15, 2011Assignee: Teledyne Scientific & Imaging, LLCInventors: Jeffrey DeNatale, Atul Joshi, Per-Olov Pettersson
-
Publication number: 20110049600Abstract: In a method of manufacturing a semiconductor device, first contact holes reaching diffusion regions of a cell transistor, bit line contact holes reaching diffusion regions of the cell transistor, and interconnect grooves communicating with the bit line contact holes are buried in a first insulating film. In addition, first contact plugs and bit line contacts are respectively formed by burying conductive materials in the first contact holes, the bit line contact holes and the interconnect grooves, and the first contact plugs are electrically connected to a capacitor formed in a third insulating film through an opening formed in a second insulating film.Type: ApplicationFiled: July 14, 2010Publication date: March 3, 2011Inventor: Yasuyuki AOKI
-
Patent number: 7897454Abstract: The present invention provides a metal-insulator-metal capacitor, which comprises a semiconductor substrate; an interlayer dielectric layer disposed on the semiconductor substrate; and an insulation trench and two metal trenches all running through the interlayer dielectric layer and allowing the semiconductor substrate to be exposed; wherein the metal trenches being located on each side of the insulation trench and sharing a trench wall with the insulation trench respectively, the insulation trench being filled with insulation material as an insulation structure, the metal trenches being filled with metal material as electrodes of the capacitor.Type: GrantFiled: August 3, 2007Date of Patent: March 1, 2011Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yuan Wang, Buxin Zhang
-
Patent number: 7897473Abstract: A method of manufacturing a dual contact trench capacitor is provided. The method includes forming a first plate provided within a trench and isolated from a wafer body by a first insulator layer formed in the trench. The method further includes forming a second plate provided within the trench and isolated from the wafer body and the first plate by a second insulator layer formed in the trench.Type: GrantFiled: July 29, 2008Date of Patent: March 1, 2011Assignee: International Business Machines CorporationInventors: Timothy W. Kemerer, Jenifer E. Lary, James S. Nakos, Steven M. Shank
-
Publication number: 20110042731Abstract: A method for forming a memory device in a semiconductor on insulator substrate is provided, in which a protective oxide that is present on the sidewalls of the trench protects the first semiconductor layer, i.e., SOI layer, of the semiconductor on insulator substrate during bottle etching of the trench. In one embodiment, the protective oxide reduces back channel effects of the transistors to the memory devices in the trench that are formed in the semiconductor on insulator substrate. In another embodiment, a thermal oxidation process increases the thickness of the buried dielectric layer of a bonded semiconductor on insulator substrate by oxidizing the bonded interface between the buried dielectric layer and at least one semiconductor layers of the semiconductor on insulator substrate. The increased thickness of the buried dielectric layer may reduce back channel effects in devices formed on the substrate having trench memory structures.Type: ApplicationFiled: August 21, 2009Publication date: February 24, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Herbert L. Ho, Naoyoshi Kusaba, Karen A. Nummy, Carl J. Radens, Ravi M. Todi, Geng Wang
-
Publication number: 20110039393Abstract: Provided is a method of fabricating a semiconductor microstructure, the method including forming a lower material layer on a semiconductor substrate, the lower material layer including a nitride of a Group III-element; forming a mold material layer on the lower material layer; forming an etching mask on the mold material layer, the etching mask being for forming a structure in the mold material layer; anisotropic-etching the mold material layer and the lower material layer by using the etching mask; and isotropic-etching the mold material layer and the lower material layer.Type: ApplicationFiled: August 13, 2010Publication date: February 17, 2011Inventors: Yongsoon Choi, Kyung-moon Byun, Eunkee Hong, Eun-kyung Baek
-
Publication number: 20110027962Abstract: A trench decoupling capacitor is formed using RIE lag of a through silicon via (TSV) etch. A method includes etching a via trench and a capacitor trench in a wafer in a single RIE process. The via trench has a first depth and the capacitor trench has a second depth less than the first depth due to RIE lag.Type: ApplicationFiled: July 29, 2009Publication date: February 3, 2011Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Francis R. White
-
Method for producing a dielectric interlayer and storage capacitor with such a dielectric interlayer
Patent number: 7880212Abstract: A dielectric interlayer, especially for a storage capacitor, is formed from a layer sequence subjected to a temperature process, wherein the layer sequence has at least a first metal oxide layer and a second metal oxide layer formed by completely oxidizing a metal nitride layer to higher valency.Type: GrantFiled: August 25, 2008Date of Patent: February 1, 2011Assignee: Qimonda AGInventors: Bernd Hintze, Henry Bernhardt, Frank Bernhardt -
Patent number: 7879680Abstract: Photoresist on a metal is removed with less oxidation of the metal surface by the invented ashing. During process, the matching of oxygen gas ratio and wafer temperature under downstream plasma which means no RF bias plasma is controlled for oxidation amount not to depend on ashing time with required photo resist rate in manufacturing.Type: GrantFiled: September 25, 2008Date of Patent: February 1, 2011Assignee: Renesas Electronics CorporationInventors: Hiromi Sasaki, Masashige Moritoki
-
Patent number: 7879679Abstract: A method for manufacturing an electronic component on a semiconductor substrate, including forming at least one opening in the substrate; forming in the bottom and on the walls of the opening and on the substrate an alternated succession of layers of a first material and of a second material, the second material being selectively etchable with respect to the first material and the substrate; trimming the layer portions of the first material and of the second material which are not located in the opening; selectively etching a portion of the first material to obtain trenches; and filling the trenches with at least one third material.Type: GrantFiled: March 31, 2008Date of Patent: February 1, 2011Assignee: STMicroelectronics Crolles 2 SASInventors: Oliver Kermarrec, Daniel Bensahel, Yves Campidelli
-
Publication number: 20110021001Abstract: Atomic layer deposition methods as described herein can be advantageously used to form a metal-containing layer on a substrate. For example, certain methods as described herein can form a strontium titanate layer that has low carbon content (e.g., low strontium carbonate content), which can result in layer with a high dielectric constant.Type: ApplicationFiled: September 29, 2010Publication date: January 27, 2011Applicant: Micron Technology, Inc.Inventors: Bhaskar Srinivasan, John Smythe
-
Publication number: 20110018095Abstract: A method of forming an integrated circuit device includes forming a plurality of deep trench decoupling capacitors on a first substrate; forming a plurality of active circuit devices on a second substrate; bonding the second substrate to the first substrate; and forming electrical connections between the deep trench capacitors and the second substrate.Type: ApplicationFiled: July 27, 2009Publication date: January 27, 2011Applicant: International Business Machines CorporationInventors: Roger A. Booth, JR., Kangguo Cheng, Ravi M. Todi, Geng Wang
-
Publication number: 20110018094Abstract: A novel and useful apparatus for and method of providing noise isolation between integrated circuit devices on a semiconductor chip. The invention addresses the problem of noise generated by digital switching devices in an integrated circuit chip that may couple through the silicon substrate into sensitive analog circuits (e.g., PLLs, transceivers, ADCs, etc.) causing a significant degradation in performance of the sensitive analog circuits. The invention utilizes a deep trench capacitor (DTCAP) device connected to ground to isolate victim circuits from aggressor noise sources on the same integrated circuit chip.Type: ApplicationFiled: July 21, 2009Publication date: January 27, 2011Applicant: International Business Machines CorporationInventors: Phillip Francis Chapman, David Goren, Rajendran Krishnasamy, Benny Sheinman, Shlomo Shlafman, Raminderpal Singh, Wayne H. Woods
-
Patent number: 7871891Abstract: A semiconductor device may include a semiconductor substrate and a plurality of first capacitor electrodes arranged in a plurality of parallel lines on the semiconductor substrate with each of the first capacitor electrodes extending away from the semiconductor substrate. A plurality of capacitor support pads may be provided with each capacitor support pad being connected to first capacitor electrodes of at least two adjacent parallel lines of the first capacitor electrodes and with adjacent capacitor support pads being spaced apart. A dielectric layer may be provided on each of the first capacitor electrodes, and a second capacitor electrode may be provided on the dielectric layer so that the dielectric layer is between the second capacitor electrode and each of the first capacitor electrodes. Related methods are also discussed.Type: GrantFiled: June 12, 2008Date of Patent: January 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Young-kyu Cho, Ki-vin Im, Yong-hee Choi
-
Patent number: 7872329Abstract: Effective area of a capacitor is to be increased while suppressing increase in number of manufacturing steps. In a semiconductor device, a silicon substrate includes a plurality of first recessed portions having a first depth from the main surface thereof, a second recessed portion provided in a region other than the first recessed portion and having a second depth from the main surface, and a third recessed portion provided in at least one of the plurality of first recessed portions and having a third depth from the bottom portion of the first recessed portion. The second recessed portion and the third recessed portion have the same depth, and a decoupling condenser is provided so as to fill the at least one of the first recessed portion and the third recessed portion provided therein, and an isolation insulating layer is provided so as to fill the remaining first recessed portions, and the second recessed portion is filled with a gate electrode.Type: GrantFiled: July 18, 2008Date of Patent: January 18, 2011Assignee: Renesas Electronics CorporationInventor: Kazuhiko Sanada
-
Patent number: 7871892Abstract: A method for fabricating a buried capacitor structure includes: laminating a first dielectric layer having a capacitor embedded therein with a second dielectric layer to bury the capacitor therebetween; forming a first circuit pattern on a first metal layer of the first dielectric layer and a second circuit pattern on a second metal layer of the second dielectric layer; depositing a first insulating layer and a second insulating layer on the first metal layer and the second metal layer, respectively; electrically connecting a positive electrode end and a negative electrode end of the capacitor to the second metal layer by a positive through-hole and a negative through-hole, thereby manufacturing the buried capacitor structure.Type: GrantFiled: June 7, 2009Date of Patent: January 18, 2011Assignee: Kinsus Interconnect Technology Corp.Inventors: Chien-Wei Chang, Ting-Hao Lin, Ya-Hsiang Chen, Yu-Te Lu
-
Publication number: 20110001217Abstract: The present invention describes an ultra High-Density Capacitor design, integrated in a semiconductor substrate, preferably a Si substrate, by using both wafer sides. The capacitors are pillar-shaped and comprise electrodes (930,950) separated by a dielectric layer (940). Via connections (920) are provided in trenches that go through the whole thickness of the wafer.Type: ApplicationFiled: February 17, 2009Publication date: January 6, 2011Applicant: NXP B.V.Inventors: Francois Neuilly, Francois Le Cornec
-
Patent number: 7863665Abstract: A method and structure for reducing cracks in a dielectric in contact with a metal structure. The metal structure comprises a first metal layer; a second metal layer disposed on, and in contact with the first metal layer, the second metal layer being stiffer than the first metal layer; a third metal layer disposed on, and in contact with the second metal layer, the second metal layer being stiffer than the third metal layer. An additional metal is included wherein the dielectric layer is disposed between the metal structure and the additional metal.Type: GrantFiled: March 29, 2007Date of Patent: January 4, 2011Assignee: Raytheon CompanyInventors: Barry J. Liles, Colin S. Whelan
-
Patent number: 7863130Abstract: System and method for creating stressed polycrystalline silicon in an integrated circuit. A preferred embodiment includes manufacturing an integrated circuit, including forming a trench in an integrated circuit substrate, forming a cavity within the integrated circuit substrate, wherein the cavity is linked to the trench, depositing a dielectric layer within the cavity, and depositing polycrystalline silicon over the dielectric layer, wherein an inherent stress is induced in the polycrystalline silicon that grows on the dielectric layer. The dielectric layer may be, for example, silicon aluminum oxynitride (SiAlON), mullite (3Al2O3.2SiO2), and alumina (Al2O3).Type: GrantFiled: May 16, 2007Date of Patent: January 4, 2011Assignee: Infineon Technologies AGInventors: Matthias Hierlemann, Chandrasekhar Sarma
-
Publication number: 20100327410Abstract: A semiconductor device having a high aspect cylindrical capacitor and a method for fabricating the same is presented. The high aspect cylindrical type capacitor is a stable structure which is not prone to causing bunker defects and losses in a guard ring. The semiconductor device includes the cylindrical type capacitor structure, a storage node oxide, a guard ring hole, a conductive layer, and a capping oxide. The cylindrical type capacitor structure in a cell region includes a cylindrical type lower electrode, a dielectric and an upper electrode. The storage node oxide is in a peripheral region over the semiconductor substrate. The conductive layer coating the guard ring hole. The guard ring hole at a boundary of the peripheral region that adjoins the cell region over the semiconductor substrate. The capping oxide partially fills in a part of the conductive layer. The gapfill film filling in the rest of the conductive layer.Type: ApplicationFiled: December 30, 2009Publication date: December 30, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Cheol Hwan PARK, Ho Jin CHO, Dong Kyun LEE
-
Patent number: 7858485Abstract: A deep trench (DT) capacitor comprises a trench in a silicon layer, a buried plate surrounding the trench, a dielectric layer lining the trench, and a node conductor in the trench. The top surface of the poly node is higher than the surface of the silicon layer, so that it is high enough to ensure that a nitride liner used as a CMP etch stop for STI oxide surrounding a top portion of the poly node will be higher than the STI oxide, so that the nitride liner can be removed prior to forming a silicide contact on top of the poly node.Type: GrantFiled: August 14, 2008Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Huilong Zhu, Babar A. Khan, Xi Li, Joyce C. Liu, Thomas A. Wallner
-
Patent number: 7858470Abstract: A semiconductor memory device. A trench capacitor disposed at a lower portion of a trench in a substrate, in which the trench capacitor comprises a filling electrode layer and a collar dielectric layer surrounding the filling electrode layer. The top of the collar dielectric layer is lower than top surface level of the filling electrode layer. A vertical transistor is disposed at the upper portion of the trench, comprising a doped region disposed in a portion of the trench adjacent to the trench. A buried conductive layer interposed between the vertical transistor and the trench capacitor, wherein the cross section of the buried conductive layer is H shaped. The trench capacitor and the doping region of vertical transistor are electrically connected through the H shaped buried conductive layer.Type: GrantFiled: December 16, 2008Date of Patent: December 28, 2010Assignee: Nanya Technology CorporationInventor: Cheng-Chih Huang
-
Patent number: 7858441Abstract: A semiconductor device is made by providing a temporary carrier for supporting the semiconductor device. An integrated passive device (IPD) structure is formed over the temporary carrier. The IPD structure includes an inductor, resistor, and capacitor. Conductive posts are mounted to the IPD structure, and first semiconductor die is mounted to the IPD structure. A wafer molding compound is deposited over the conductive posts and the first semiconductor die. A core structure is mounted to the conductive posts over the first semiconductor die. The core structure includes a semiconductor material. Conductive through silicon vias (TSVs) are formed in the core structure. A redistribution layer (RDL) is formed over the core structure. A second semiconductor die is mounted over the semiconductor device. The second semiconductor die is electrically connected to the core structure.Type: GrantFiled: December 8, 2008Date of Patent: December 28, 2010Assignee: Stats ChipPAC, Ltd.Inventors: Yaojian Lin, Jianmin Fang, Kang Chen, Haijing Cao
-
Patent number: 7859890Abstract: An integrated circuit includes a memory array portion and a support circuitry portion arranged on a semiconductor substrate. An insulative layer is formed on the semiconductor substrate. Data storage capacitors are located in the memory array portion and extending through the insulative layer. Non-data storage capacitors are located in the support circuitry portion and terminating above the insulative layer.Type: GrantFiled: August 28, 2008Date of Patent: December 28, 2010Assignee: Qimonda AGInventor: Andreas Thies
-
Publication number: 20100317171Abstract: An etching composition for preventing from leaning a capacitor contains hydrofluoric acid (HF), ammonium fluoride (NH4F), an alkyl ammonium fluoride (ReNH3F; where Re is a C1-C10 linear or branched alkyl radical), a surfactant, an alcohol compound, and water. The composition can effectively suppress the leaning phenomenon of capacitors during the formation of the capacitors, so that height of the storage node of the capacitor can be secured, capacitors with improved capacitance can be manufactured, and the process can be adapted to the production of both present and future devices.Type: ApplicationFiled: July 9, 2010Publication date: December 16, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Geun Su Lee
-
Patent number: 7851324Abstract: A method of manufacturing a semiconductor device includes forming a metal-insulator-metal (MIM) device having a metal organic chemical vapor deposited (MOCVD) lower electrode and an atomic layer deposited (ALD) upper electrode.Type: GrantFiled: October 26, 2006Date of Patent: December 14, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Jen Wang, Chia-Shiung Tsai, Yeur-Luen Tu, Lan-Lin Chao, Chih-Ta Wu, Hsing-Lien Lin, Chung Chien Wang
-
Publication number: 20100308435Abstract: A semiconductor die, having a substrate, includes a through silicon via. The through silicon via includes a decoupling capacitor having a first co-axial conductor, a second co-axial conductor, and a co-axial dielectric separating the first co-axial conductor from the second co-axial conductor. The decoupling capacitor is configured to provide local charge storage for components on the semiconductor die.Type: ApplicationFiled: June 8, 2009Publication date: December 9, 2010Applicant: QUALCOMM IncorporatedInventors: Matthew Michael Nowak, Shiqun Gu
-
Patent number: 7839239Abstract: The invention relates to a MEMS resonator having at least one mode shape comprising: a substrate (2) having a surface (12), and a resonator structure (1), wherein the resonator structure (1) is part of the substrate (2), characterized in that the resonator structure (1) is defined by a first closed trench (3) and a second closed trench (3), the first trench (3) being located inside the second trench (3) so as to form a tube structure (1) inside the substrate (2), and the resonator structure (1) being released from the substrate (2) only in directions parallel to the surface (12). The invention further relates to a method of manufacturing such a MEMS resonator.Type: GrantFiled: March 8, 2007Date of Patent: November 23, 2010Assignee: NXP B.V.Inventors: Marc Sworowski, Patrice Gamand, Pascal Philippe
-
Patent number: 7838381Abstract: The present teachings relate to a method of forming a container capacitor structure on a substrate. In one embodiment, the method comprises etching a recess in the substrate, depositing a first conductive layer on the substrate so as to overlie the substrate and the recess, depositing a filler layer so as to overlie the first conductive layer and fill the recess, and etching the first and second conductive layers so as to define a lower electrode within the recess. The method further comprises forming a cap layer on the lower electrode so as to overlie the first conductive layer and the filler layer and etching at least a portion of the substrate away from the lower electrode to thereby at least partially isolate the lower electrode. Subsequently, the remainder of the capacitor structure may be formed by depositing a dielectric layer on the lower electrode and depositing a second conductive layer on the dielectric layer so as to form an upper electrode.Type: GrantFiled: November 6, 2007Date of Patent: November 23, 2010Assignee: Micron Technology, Inc.Inventors: Guy Blalock, Scott Meikle
-
Patent number: 7833872Abstract: Columnar elements which extend to varying heights above a major surface of a substrate, e.g., polysilicon studs within trenches in the substrate, are recessed to a uniform depth below the major surface. The columnar elements are etched selectively with respect to a material exposed at the surface in an at least partly lateral direction so that the columnar elements are recessed to a uniform depth below the major surface at walls of the trenches.Type: GrantFiled: October 31, 2007Date of Patent: November 16, 2010Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Johnathan E. Faltermeier, Xi Li
-
Patent number: 7833914Abstract: Methods of forming and the resulting capacitors formed by these methods are shown. Monolayers that contain praseodymium are deposited onto a substrate and subsequently processed to form praseodymium oxide dielectrics. Monolayers that contain titanium or other metals are deposited onto a substrate and subsequently processed to form metal electrodes. Resulting capacitor structures includes properties such as improved dimensional control. One improved dimensional control includes thickness. Some resulting capacitor structures also include properties such as an amorphous or nanocrystalline microstructure. Selected components of capacitors formed with these methods have better step coverage over substrate topography and more robust film mechanical properties.Type: GrantFiled: April 27, 2007Date of Patent: November 16, 2010Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes, Arup Bhattacharyya
-
Publication number: 20100264478Abstract: A method is provided that includes forming a trench isolation structure in a dynamic random memory region (DRAM) of a substrate and patterning an etch mask over the trench structure to expose a portion of the trench structure. A portion of the exposed trench structure is removed to form a gate trench that includes a first corner formed by the substrate and a second corner formed by the trench structure. The etch mask is removed and the first corner of the gate trench is rounded to form a rounded corner. This is followed by the formation of an oxide layer over a sidewall of the gate trench, the first rounded corner, and the semiconductor substrate adjacent the gate trench. The trench is filled with a gate material.Type: ApplicationFiled: October 31, 2007Publication date: October 21, 2010Applicant: Agere Systems Inc.Inventors: Nace M. Rossi, Ranbir Singh, Xiaojun Yuan
-
Patent number: 7816202Abstract: A method for fabricating a capacitor includes providing a substrate having a capacitor region is employed, forming a first Ru1?xOx layer over the substrate, forming a Ru layer for a lower electrode over the first Ru1?xOx layer and deoxidizing the first Ru1?xOx layer, forming a dielectric layer over the Ru layer for a lower electrode, and forming a conductive layer for an upper electrode over the dielectric layer, wherein the first Ru1?xOx layer contains oxygen in an amount less than an oxygen amount of a RuO2 layer.Type: GrantFiled: June 27, 2008Date of Patent: October 19, 2010Assignee: Hynix Semiconductor Inc.Inventors: Kwan-Woo Do, Jae-Sung Roh, Kee-Jeung Lee, Deok-Sin Kil, Young-Dae Kim, Jin-Hyock Kim, Kyung-Woong Park
-
Publication number: 20100258904Abstract: In accordance with an aspect of the invention, a method is provided for fabricating a semiconductor chip including a trench capacitor. In such method, a monocrystalline semiconductor region can be etched in a vertical direction through an opening in a dielectric layer to form a trench exposing a rough surface of monocrystalline semiconductor material. The trench has an initial lateral dimension in a first direction transverse to the vertical direction. The semiconductor material exposed at the surface of the trench then is etched in a crystallographic orientation-dependent manner to expose a multiplicity of crystal facets of the semiconductor material at the trench surface. A dopant-containing liner may then be deposited to line the surface of the trench and a temperature of the substrate then be elevated to drive a dopant from the dopant-containing liner into the semiconductor region adjacent to the surface. During such step, typically a portion of the semiconductor material exposed at the wall is oxidized.Type: ApplicationFiled: April 14, 2009Publication date: October 14, 2010Applicant: International Business Machines CorporationInventors: Xi Li, Russell H. Arndt, Kangguo Cheng, Richard O. Henry, Jinghong H. Li
-
Publication number: 20100261331Abstract: The invention includes methods and integrated circuitry. Pillars project outwardly from openings in a first material over individual capacitor storage node locations. Insulative material is deposited over the first material laterally about sidewalls of the projecting pillars, and is anisotropically etched effective to expose underlying first material and leave electrically insulative material received laterally about the sidewalls of the projecting pillars. Openings are formed within a second material to the pillars. The pillars are etched from the substrate through the openings in the second material, and individual capacitor electrodes are formed within the openings in electrical connection with the storage node locations. The individual capacitor electrodes have the anisotropically etched insulative material received laterally about their outer sidewalls. The individual capacitor electrodes are incorporated into a plurality of capacitors. Other implementations and aspects are contemplated.Type: ApplicationFiled: April 8, 2009Publication date: October 14, 2010Inventor: H. Montgomery Manning
-
Patent number: 7807541Abstract: Disclosed are embodiments for a container capacitor structure in which at least two container capacitors, e.g., an inner and outer container capacitor, are made concentric and nested with respect to one another. The nested capacitors are formed in one embodiment by defining a hole in a dielectric layer for the nested container capacitors in the vicinity of two capacitor contact plugs. An outer capacitor plate is formed by etching back poly 1 to leave it substantially on the vertical edges of the hole and in contact with one of the plugs. At least one sacrificial sidewall is formed on the poly 1, and poly 2 is deposited over the sidewalls to form an inner capacitor plate in contact with the other plug. The structure is planarized, the sacrificial sidewalls are removed, a capacitor dielectric is formed, and is topped with poly 3. Additional structures such as a protective layer (to prevent poly 1-to-poly 2 shorting) and a conductive layer (to strap the plugs to their respective poly layers) can also be used.Type: GrantFiled: June 7, 2006Date of Patent: October 5, 2010Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Publication number: 20100244189Abstract: An integration substrate for a system in package comprises a through-substrate via and a trench capacitor wherein with a trench filling that includes at least four electrically conductive capacitor-electrode layers in an alternating arrangement with dielectric layers. —The capacitor-electrode layers are alternatingly connected to a respective one of two capacitor terminals provided on the first or second substrate side. The trench capacitor and the through-substrate via are formed in respective trench openings and via openings in the semiconductor substrate, which have an equal lateral extension exceeding 10 micrometer. This structure allows, among other advantages, a particularly cost-effective fabrication of the integration substrate because the via openings and the trench openings in the substrate can be fabricated simultaneously.Type: ApplicationFiled: May 8, 2008Publication date: September 30, 2010Applicant: IPDIAInventors: Johan H. Klootwijk, Freddy Roozeboom, Jaap Ruigrok, Derk Reefman
-
Publication number: 20100240191Abstract: A method of forming a semiconductor device includes forming a lower electrode layer on a substrate, forming a surface oxide layer on the lower electrode layer, partially removing the lower electrode layer to form a lower electrode, removing the surface oxide layer to expose the lower electrode, forming a capacitor dielectric layer on the lower electrode, and forming an upper electrode on the capacitor dielectric layer.Type: ApplicationFiled: March 12, 2010Publication date: September 23, 2010Inventors: Seung-Sik Chung, Jung-Hee Chung, Young-Jin Kim, Seok-Woo Nam, Han-Jin Lim, Kyoung-Ryul Yoon
-
Publication number: 20100240190Abstract: A method for fabricating the deep trench capacitor is described as follows. A substrate of a first conductivity type is provided, which includes a deep band region of a second conductivity type therein. A deep trench is formed in the substrate and through the deep band region. A collar oxide is then formed in an upper portion of the trench, wherein at least a portion of the deep band region is exposed. A bottom electrode, a capacitor dielectric layer and a top electrode are formed in the trench sequentially.Type: ApplicationFiled: March 19, 2009Publication date: September 23, 2010Applicant: United Microelectronics Corp.Inventor: YUNG-CHANG LIN