Multiple Insulative Layers In Groove Patents (Class 438/435)
-
Patent number: 7538009Abstract: A method for fabricating an STI gap fill oxide layer in a semiconductor device is provided. The method can include: forming a shallow trench for forming an STI on a semiconductor substrate; forming an STI liner oxide layer in the shallow trench for the STI; depositing an APCVD oxide layer at an upper portion of the STI liner oxide layer for an oxide layer gap fill in the shallow trench of the STI; d) performing a densifying annealing process to densify the APCVD oxide layer; and depositing an HDP-CVD oxide layer at an upper portion of the APCVD oxide layer so that the STI shallow trench is completely gap-filled.Type: GrantFiled: December 27, 2006Date of Patent: May 26, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Sung Rae Kim
-
Publication number: 20090127649Abstract: According to the present invention, a semiconductor device includes a semiconductor layer; a device-isolation region formed in the semiconductor layer; an active region surrounded by the device isolation region; and a gap, formed at boundary between the device isolation region and the active region. The gap is not formed under the active region. The gap is formed on a side wall portion of the active region, which extends in a depth direction.Type: ApplicationFiled: November 19, 2008Publication date: May 21, 2009Applicant: Oki Semiconductor Co., Ltd.Inventor: Akira Uchiyama
-
Patent number: 7534698Abstract: A semiconductor device includes a first structure having a recess having a bottom and opposing side surfaces, and a second structure conformally disposed on the bottom and side surfaces of the recess. The second structure includes a multilayer having two layers having a thickness substantially smaller than a width of the recess. Methods of manufacturing a semiconductor device include providing a first structure having a recess in a deposition chamber and flowing first and second reactants over the first structure for a first period at first and second flow rates. Then, the flow rates of the first second reactants to the first structure are substantially reduced for a pause period. The first and second reactants are then flowed over the first structure for a second period at third and fourth flow rates. The deposition and pause steps may be repeated until a multilayer having a desired thickness is formed.Type: GrantFiled: August 23, 2005Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Gun Kim, Eunkee Hong, Kyu-Tae Na
-
Publication number: 20090124061Abstract: A method for manufacturing a semiconductor device, comprises forming an isolation trench on a semiconductor substrate, exposing a silicon surface of the isolation trench formed on the semiconductor substrate, filling a first insulating film into the semiconductor substrate by means of TEOS/O3/H2O CVD, filling a second insulating film into the isolation trench, and processing the first and second insulating films so that the second insulating film remains into the portion of the isolation trench.Type: ApplicationFiled: October 17, 2008Publication date: May 14, 2009Inventor: Masahiro KIYOTOSHI
-
Patent number: 7528052Abstract: The present invention relates to a semiconductor device with a device isolation structure and a method for fabricating the same. The semiconductor device includes: a substrate provided with a trench formed in the substrate; and at least one device isolation structure including an oxide layer formed on the trench, a nitride layer formed on the oxide layer disposed on sidewalls of the trench and a high density plasma oxide layer formed on the nitride layer to fill the trench.Type: GrantFiled: August 27, 2004Date of Patent: May 5, 2009Assignee: Hynix Semiconductor Inc.Inventors: Jae-Eun Lim, Sun-Hwan Hwang
-
Publication number: 20090096035Abstract: A method for manufacturing a semiconductor device has forming a first insulating film on a semiconductor substrate, forming an electrode layer on said first insulating film, etching said electrode layer, said first insulating film and said semiconductor substrate of a first predetermined region to form a trench, burying an element-isolating insulating film in said trench, forming a second insulating film on said element-isolating insulating film and above said electrode layer, etching said second insulating film, said electrode layer and said element-isolating insulating film of a second predetermined region to form a gate pattern and a dummy pattern, forming a third insulating film for covering said gate pattern and said dummy pattern, and planarizing said third insulating film using said second insulating film as a stopper.Type: ApplicationFiled: October 15, 2008Publication date: April 16, 2009Inventor: Hideyuki KINOSHITA
-
Patent number: 7514338Abstract: A method of manufacturing a semiconductor device, includes preparing a work piece having a trench on its main surface side, forming a polymer film containing a polymer containing silicon, hydrogen and nitrogen on the main surface of the work piece, holding the work piece with the polymer film in a first atmosphere, which contains oxygen, and whose oxygen partial pressure is set in a range of 16 to 48 Torr, oxidizing the polymer film in a second atmosphere containing water vapor to form an oxide film containing a silicon oxide as a main component, after holding the work piece in the first atmosphere, and removing an upper portion of the oxide film to remain a lower portion of the oxide film in the trench.Type: GrantFiled: October 10, 2006Date of Patent: April 7, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Osamu Arisumi, Masahiro Kiyotoshi
-
Patent number: 7514742Abstract: In some embodiments, a memory integrated circuit has different shallow trench isolation structures in the memory circuitry of the memory integrated circuit and the control circuitry of the memory integrated circuit. The isolation dielectric fills the trenches of the shallow trench isolation structures to different degrees. In some embodiments, a memory integrated circuit has memory circuitry with shallow trench isolation structures and intermediate regions. The memory circuitry supports a channel between neighboring nonvolatile memory devices supporting multiple current components with different orientations. In some embodiments, recessed shallow trench isolation structures are formed.Type: GrantFiled: October 13, 2005Date of Patent: April 7, 2009Assignee: Macronix International Co., Ltd.Inventors: Chih Chieh Yeh, Wen Jer Tsai
-
Publication number: 20090079026Abstract: A stack pad layers including a first pad oxide layer, a pad nitride layer, and a second pad oxide layer are formed on a semiconductor-on-insulator (SOI) substrate. A deep trench extending below a top surface or a bottom surface of a buried insulator layer of the SOI substrate and enclosing at least one top semiconductor region is formed by lithographic methods and etching. A stress-generating insulator material is deposited in the deep trench and recessed below a top surface of the SOI substrate to form a stress-generating buried insulator plug in the deep trench. A silicon oxide material is deposited in the deep trench, planarized, and recessed. The stack of pad layer is removed to expose substantially coplanar top surfaces of the top semiconductor layer and of silicon oxide plugs. The stress-generating buried insulator plug encloses, and generates a stress to, the at least one top semiconductor region.Type: ApplicationFiled: September 25, 2007Publication date: March 26, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Brian J. Greene, Dureseti Chidambarrao, Gregory G. Freeman
-
Patent number: 7507635Abstract: A CMOS image sensor and method for fabricating the same, wherein the CMOS image sensor has minimized dark current at the boundary area between a photodiode and an isolation layer. The present invention includes a first-conductivity-type doping area formed in the device isolation area of the substrate, the first-conductivity-type doping area surrounding the isolation area and a dielectric layer formed between the isolation layer and the first-conductivity-type doping area, wherein the first-conductivity-type doping area and the dielectric layer are located between the isolation layer and a second-conductivity-type diffusion area.Type: GrantFiled: December 28, 2005Date of Patent: March 24, 2009Assignee: Dongbu Electronics, Co., Ltd.Inventor: Chang Hun Han
-
Publication number: 20090075454Abstract: A method of performing an STI gapfill process for semiconductor devices is provided. In a specific embodiment of the invention, the method includes forming an stop layer overlying a substrate. In addition, the method includes forming a trench within the substrate, with the trench having sidewalls, a bottom, and a depth. The method additionally includes forming a liner within the trench, the liner lining the sidewalls and bottom of the trench. Furthermore, the method includes filling the trench to a first depth with a first oxide. The first oxide is filled using a spin-on process. The method also includes performing a first densification process on the first oxide within the trench. In addition, the method includes depositing a second oxide within the trench using an HDP process to fill at least the entirety of the trench. The method also includes performing a second densification process on the first and second oxides within the trench.Type: ApplicationFiled: November 18, 2008Publication date: March 19, 2009Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Ting Cheong Ang
-
Patent number: 7504304Abstract: In device isolation trenches, a first device-isolation insulator film is formed to have recesses thereon and a second device-isolation insulator film is formed in the recesses. The uppermost portions at both ends of the first device-isolation insulator film are located higher than the uppermost portions at both ends of the second device-isolation insulator film.Type: GrantFiled: October 16, 2006Date of Patent: March 17, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Toshitake Yaegashi, Koki Ueno
-
Patent number: 7504704Abstract: A structure including a transistor and a trench structure, with the trench structure inducing only a portion of the strain in a channel region of the transistor.Type: GrantFiled: May 17, 2005Date of Patent: March 17, 2009Assignee: AmberWave Systems CorporationInventors: Matthew T. Currie, Anthony J. Lochtefeld
-
Publication number: 20090068818Abstract: In a method of forming an isolation layer of a semiconductor device, a gate insulating layer, a first conductive layer, and a hard mask are formed in an active region of a semiconductor substrate and a trench is formed in an isolation region. The trench is partially gap-filled by forming a first insulating layer in the trench. The trench is fully gap-filled by forming a second insulating layer on the first insulating layer. A polishing process is performed on the first insulating layer and the second insulating layer formed over the hard mask. An etchback process is performed to lower a height of the second insulating layer in the trench. The trench is gap-filled by forming a third insulating layer over the first insulating layer and the second insulating layer, thereby forming an isolation layer in the trench. Accordingly, the occurrence of a void within the isolation layer is prevented.Type: ApplicationFiled: June 27, 2008Publication date: March 12, 2009Applicant: Hynix Semiconductor Inc.Inventor: Wan Soo Kim
-
Patent number: 7501326Abstract: A method for forming an isolation layer of a semiconductor device using a shallow trench isolation method is provided. The method includes: vertically etching a region of an insulating layer and a part of a semiconductor substrate corresponding thereto to form a trench; depositing an oxide layer on an entire surface of the semiconductor substrate to fill the trench; plasma-sputtering at least a surface part of the oxide layer; and removing the oxide layer using chemical mechanical polishing (CMP) so that the oxide layer remains only in the trench. The method may remove sharp parts of the oxide layer and reduce or prevent the occurrence of scratches during the CMP process.Type: GrantFiled: December 19, 2006Date of Patent: March 10, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jong Taek Hwang
-
Publication number: 20090057816Abstract: A device and method of reducing residual STI corner defects in a hybrid orientation transistor comprising, forming a direct silicon bonded substrate wherein a second silicon layer with a second crystal orientation is bonded to a handle substrate with a first crystal orientation, forming a pad oxide layer on the second silicon layer, forming a nitride layer on the pad oxide layer, forming an isolation trench within the direct silicon bonded substrate through the second silicon layer and into the handle substrate, patterning a PMOS region of the direct silicon bonded substrate utilizing photoresist including a portion of the isolation trench, implanting and amorphizing an NMOS region of the direct silicon bonded substrate, removing the photoresist, performing solid phase epitaxy, performing a recrystallization anneal, forming an STI liner, completing front end processing, and performing back end processing.Type: ApplicationFiled: August 29, 2007Publication date: March 5, 2009Inventors: Angelo Pinto, Periannan R. Chidambaram, Rick L. Wise
-
Publication number: 20090056092Abstract: A method of forming an isolation layer in a semiconductor device is disclosed, by which breakdown voltage and PN junction leakage characteristics of the isolation layer are enhanced. Embodiments include depositing a pad nitride layer over a semiconductor substrate, reducing the thickness of the pad nitride layer by etching a portion of the pad nitride layer, forming a tetraethyl orthosilicate (TEOS) oxide layer over the remaining pad nitride layer, forming a trench by selectively removing the tetraethyl orthosilicate oxide layer and the pad nitride layer over an isolation area of the semiconductor substrate, depositing an high density plasma oxide layer over the substrate to fill the trench, and forming an isolation layer by planarizing the high density plasma oxide layer and the tetraethyl orthosilicate oxide layer.Type: ApplicationFiled: August 24, 2008Publication date: March 5, 2009Inventor: Ji-Ho Hong
-
Patent number: 7498233Abstract: A method of forming an isolation layer structure for a semiconductor device includes forming a first structure on a substrate, the first structure including an insulation layer pattern having a sacrificial pattern therein, the sacrificial pattern having an etching rate that is different from the insulation layer pattern, partially removing the insulation layer pattern until the sacrificial pattern is exposed to form a second structure, partially removing the sacrificial pattern from the insulation layer pattern to form a third structure having a recessed portion at a central portion thereof, and removing an upper portion of the third structure such that a top surface of the third structure is concave with respect to a top surface of the substrate.Type: GrantFiled: May 1, 2006Date of Patent: March 3, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Min Kim, Dae-Woong Kim
-
Patent number: 7494894Abstract: A method including, prior to a plasma heat-up operation, forming a liner on a structure coated with an insulator. And a method including forming a trench on a substrate, forming an insulator on the trench, and after forming a liner having a thickness of between about 50 angstroms and about 400 angstroms on the insulator, applying a plasma heat-up operation to the substrate.Type: GrantFiled: August 29, 2002Date of Patent: February 24, 2009Assignee: Micron Technology, Inc.Inventors: Neal R. Rueger, William Budge, Weimin Li
-
Patent number: 7494895Abstract: A method of fabricating a 3D field effect transistor employing a hard mask spacer includes forming a hard mask pattern on a semiconductor substrate. The semiconductor substrate is etched using the hard mask pattern as an etch mask to form a trench that defines an active region. A trench oxide layer and a liner are sequentially formed on the semiconductor substrate, and an isolation layer is formed to fill the trench. An upper surface of the isolation layer may by recessed below an upper surface of the hard mask pattern. A hard mask spacer is formed that covers sidewalls of the hard mask pattern. Some portions of the isolation layer where an etching is blocked by the hard mask spacer remain on sidewalls of the channel region, respectively, thereby preventing the liner from being damaged by etching.Type: GrantFiled: March 21, 2005Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hung-Mo Yang, Keun-Nam Kim
-
Patent number: 7491621Abstract: A method for forming shallow trench isolation structures is disclosed. The methods include providing a substrate having an upper surface and having an opening extending down from said upper surface, providing a first dielectric layer over at least a portion of the upper surface of the substrate and filling the opening, providing a second dielectric layer over the first dielectric layer, and removing portions of the first and second dielectric layers, wherein the first dielectric layer has a higher index of refraction than the second dielectric layer.Type: GrantFiled: January 30, 2006Date of Patent: February 17, 2009Assignee: Macronix International Co., Ltd.Inventors: Chun Fu Chen, Yung Tai Hung, Chi Tung Huang, Chen Wei Liao
-
Publication number: 20090039442Abstract: Semiconductor devices and methods of manufacture thereof are disclosed. In a preferred embodiment, a method of manufacturing a semiconductor device includes providing a semiconductor wafer, forming at least one isolation structure within the semiconductor wafer, and forming at least one feature over the semiconductor wafer. A top portion of the at least one isolation structure is removed, and a liner is formed over the semiconductor wafer, the at least one feature, and the at least one isolation structure. A fill material is formed over the liner. The fill material and the liner are removed from over at least a portion of a top surface of the semiconductor wafer.Type: ApplicationFiled: August 6, 2007Publication date: February 12, 2009Inventors: Jin-Ping Han, Thomas W. Dyer, Henry Utomo, Rajendran Krishnasamy
-
Publication number: 20090035918Abstract: Methods of forming a dielectric layer where the tensile stress of the layer is increased by a plasma treatment at an elevated position are described. In one embodiment, oxide and nitride layers are deposited on a substrate and patterned to form an opening. A trench is etched into the substrate. The substrate is transferred into a chamber suitable for dielectric deposition. A dielectric layer is deposited over the substrate, filling the trench and covering mesa regions adjacent to the trench. The substrate is raised to an elevated position above the substrate support and exposed to a plasma which increases the tensile stress of the substrate. The substrate is removed from the dielectric deposition chamber, and portions of the dielectric layer are removed so that the dielectric layer is even with the topmost portion of the nitride layer. The nitride and pad oxide layers are removed to form the STI structure.Type: ApplicationFiled: October 15, 2008Publication date: February 5, 2009Applicant: Applies Materials, Inc.Inventors: Xiaolin Chen, Srinivas D. Nemani, DongQing Li, Jeffrey C. Munro, Marlon E. Menezes
-
Patent number: 7482245Abstract: High density plasma (HDP) techniques form silicon oxide films having sequentially modulated stress profiles. The HDP techniques use low enough temperatures to deposit silicon oxide films in transistor architectures and fabrication processes effective for generating channel strain without adversely impacting transistor integrity. Methods involve partially filling a trench on a substrate with a portion of deposited dielectric using a high density plasma chemical vapor deposition process. The conditions of the process are configured to produce a first stress condition in the first portion of the deposited dielectric. The deposition process condition may then be modified to produce a different stress condition in deposited dielectric. The partially-filled trench may be further filled using the modified deposition process to produce additional dielectric and can be repeated until the trench is filled. Transistor strain can be generated in NMOS or PMOS devices using stress profile modulation in STI gap fill.Type: GrantFiled: June 20, 2006Date of Patent: January 27, 2009Assignee: Novellus Systems, Inc.Inventors: Jengyi Yu, Chi-I Lang, Judy H. Huang
-
Patent number: 7482244Abstract: A wafer including a high stressed thin film thereon is lifted, and a pre-heating process is performed while the wafer is lifted. Subsequently, a dielectric layer is deposited on the high stressed thin film.Type: GrantFiled: September 16, 2005Date of Patent: January 27, 2009Assignee: United Microelectronics Corp.Inventors: Chih-Jen Mao, Hui-Shen Shih, Kuo-Wei Yang, Chun-Han Chuang, Chun-Hung Hsia
-
Publication number: 20090021873Abstract: It is described an Electro Static Discharge protection, wherein diodes are arranged on two electric paths both extending in between two conductors which are connected with input terminals of an ESD sensitive electronic component. Each path comprises two diodes arranged in series and with opposite polarity with respect to each other. At least one of the totally four diodes comprises a different reverse breakdown voltage. The protection circuit is formed integrally with the ESD sensitive electronic component. Due to the serial connection of two diodes in each path the corresponding ESD protection circuit comprises an extremely low capacitance.Type: ApplicationFiled: February 13, 2007Publication date: January 22, 2009Applicant: NXP B.V.Inventors: Matthias Spode, Hans Martin Ritter, Ruediger Leuner
-
Patent number: 7479440Abstract: A method of depositing dielectric material into sub-micron spaces and resultant structures is provided. After a trench is etched in the surface of a wafer, a liner layer preferably is deposited into the trench. An anisotropic plasma process is then performed on the trench. A silicon layer may be deposited on the base of the trench during the plasma process, or the plasma can treat the liner layer. The trench is then filled with a spin-on precursor. A densification or reaction process is then applied to convert the spin-on material into an insulator, and oxidizing the silicon rich layer on the base of the trench. The resulting trench has a consistent etch rate from top to bottom of the trench.Type: GrantFiled: January 11, 2007Date of Patent: January 20, 2009Assignee: Micron Technology, Inc.Inventors: John A. Smythe, III, William Budge
-
Patent number: 7473615Abstract: The invention includes methods of forming oxide structures under corners of transistor gate stacks and adjacent trenched isolation regions. Such methods can include exposure of a semiconductor material to steam and H2, with the H2 being present to a concentration of from about 2% to about 40%, by volume. An oxide structure formed under the bottom corner of a transistor gate stack can have a bottom surface with a topography that includes a step of at least about 50 ?, and an upper surface directly over the bottom surface and having a topography that is substantially planar. Methodology of the present invention can be utilized to form semiconductor constructions suitable for incorporation into highly integrated circuitry. The highly integrated circuitry can be incorporated into electronic systems, and can, for example, be utilized in processors and/or memory storage devices.Type: GrantFiled: August 5, 2005Date of Patent: January 6, 2009Assignee: Micron Technology, Inc.Inventors: Michael A. Smith, Sukesh Sandhu, Xianfeng Zhou, Graham Wolstenholme
-
Publication number: 20090004818Abstract: Disclosed herein is a method of fabricating a semiconductor flash memory device, which method avoids and prevents damage to the conductive layer of a floating gate. The disclosed method can prevent a reduction in the charge trap density characteristics and improve the yield of the device.Type: ApplicationFiled: December 14, 2007Publication date: January 1, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Seung Woo Shin, Eun Soo Kim, Suk Joong Kim, Jong Hye Cho
-
Publication number: 20090004817Abstract: A method of forming an isolation layer of a semiconductor device is disclosed herein, the method comprising the steps of providing a semiconductor substrate in which a tunnel insulating layer and a charge storage layer are formed on an active area and a trench is formed on an isolation area; forming a first insulating layer for filling a lower portion of the trench; forming a porous second insulating layer on the first insulating layer for filling a space between the charge storage layers; forming a third insulating layer on a side wall of the trench and the second insulating layer, the third insulating layer having a density higher than that of the second insulating layer; and forming a porous fourth insulating layer for filling the trench.Type: ApplicationFiled: December 13, 2007Publication date: January 1, 2009Inventors: Jung Geun Kim, Eun Soo Kim, Seung Hee Hong, Suk Joong Kim
-
Publication number: 20090004819Abstract: In one aspect of the inventive method, a tunnel insulating film, a first conductive layer, and an isolation mask pattern are formed over a semiconductor substrate. The first conductive layer and the tunnel insulating film are patterned along the isolation mask pattern. A trench is formed in the semiconductor substrate. The trench is gap filled with a first insulating film. A polishing process is performed in order to expose the first conductive layer. A height of the first insulating film is lowered. The first conductive layer on the first insulating film is gap-filled with a second insulating film.Type: ApplicationFiled: December 24, 2007Publication date: January 1, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Whee Won Cho, Eun Soo Kim, Suk Joong Kim
-
Publication number: 20090001505Abstract: A device isolation film in a semiconductor device and a method for forming the same are provided. The method includes etching a middle portion of a device isolation film having a deposition structure including a Spin-On-Dielectric (SOD) oxide film and a High Density Plasma (HDP) oxide film to form a hole and filling an upper portion of the hole with an oxide film having poor step coverage characteristics to form a second hole extending along the middle portion of the device isolation film. The second hole serves as a buffer for stress generated at the interface between an oxide film, which can be a device isolation film, and a silicon layer, which can be a semiconductor substrate, thereby increasing the operating current of a transistor and improving the electrical characteristics of the resulting device.Type: ApplicationFiled: October 31, 2007Publication date: January 1, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Won Bong Jang
-
Publication number: 20080318392Abstract: A method for forming shallow trench isolation structures is provided. The method comprises the following steps: providing a substrate with a “v” shaped trench, forming a first dielectric layer to cover the upper portion of the inner wall of the trench; conducting the first etching process to pull back the uncovered inner wall of the trench; removing the first dielectric layer; and forming a second dielectric layer to cover the trench and form a void inside the trench.Type: ApplicationFiled: September 28, 2007Publication date: December 25, 2008Applicant: Promos Technologies Inc.Inventors: Kuo-Hsiang Hung, Chuan-Chi Chen
-
Publication number: 20080303075Abstract: A method for forming an element isolation structure of a semiconductor device, includes: a trench forming step of forming a trench on a semiconductor substrate; and a laminating step of forming alternately multilayered film in the trench by sequentially and alternately laminating a plurality of first insulating films that apply tensile stress to the semiconductor substrate and a plurality of second insulating films that apply compression stress to the semiconductor substrate so that the trench is filled with the alternately multilayered film.Type: ApplicationFiled: June 9, 2008Publication date: December 11, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Tsuyoshi SETOKUBO
-
Publication number: 20080296698Abstract: A method for smoothing variations in threshold voltage in an integrated circuit layout. The method begins by identifying recombination surfaces associated with transistors in the layout.Type: ApplicationFiled: June 1, 2007Publication date: December 4, 2008Applicant: SYNOPSYS, INC.Inventors: Victor Moroz, Dipankar Pramanik
-
Publication number: 20080293215Abstract: Provided are methods for fabricating semiconductor devices incorporating a fin-FET structure that provides body-bias control, exhibits some characteristic advantages associated with SOI structures, provides increased operating current and/or reduced contact resistance. The methods for fabricating semiconductor devices include forming insulating spacers on the sidewalls of a protruding portion of a first insulation film; forming a second trench by removing exposed regions of the semiconductor substrate using the insulating spacers as an etch mask, and thus forming fins in contact with and supported by the first insulation film. After forming the fins, a third insulation film is formed to fill the second trench and support the fins. A portion of the first insulation film is then removed to open a space between the fins in which additional structures including gate dielectrics, gate electrodes and additional contact, insulating and storage node structures may be formed.Type: ApplicationFiled: July 28, 2008Publication date: November 27, 2008Inventors: Suk-Pil Kim, Yoon-Dong Park, Won-Joo Kim, Dong-Gun Park, Eun-Suk Cho, Suk-Kang Sung, Byung-Yong Choi, Tae-Yong Kim, Choong-Ho Lee
-
Publication number: 20080280418Abstract: A method for manufacturing a shallow trench isolation (STI) structure is provided. In the method, a substrate is initially provided. Then, a patterned pad layer and a patterned mask layer are successively formed in order on the substrate. After that, a portion of the substrate is removed by using the patterned mask layer and the patterned pad layer as a mask to form trenches in the substrate. Next, a first insulation layer is formed in the trenches. Afterwards, a protection layer is conformally formed on the substrate. Then, a second insulation layer is formed on the protection layer above the first insulation layer. Next, the patterned mask layer and the patterned pad layer are removed. Finally, a portion of the protection layer and the second insulation layer are removed.Type: ApplicationFiled: August 6, 2007Publication date: November 13, 2008Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Jiann-Jong Wang, Chi-Long Chung
-
Patent number: 7449393Abstract: In a method of manufacturing a semiconductor device with a shallow trench isolation structure, trenches are formed to extend into a semiconductor substrate. Subsequently, a first insulating film is formed to fill the trenches and to cover a whole surface of the semiconductor substrate, and then a first chemical mechanical polishing (CMP) method is carried out to remove the first insulating film such that the first insulating film is left only in the trenches. Subsequently, a second insulating film is formed to fill the trenches and to cover a whole surface of the semiconductor substrate, and a second CMP method is carried out to remove the second insulating film such that the second insulating film is left only in the trenches.Type: GrantFiled: March 25, 2005Date of Patent: November 11, 2008Assignee: NEC Electronics CorporationInventors: Kenji Saitou, Kenichi Hidaka
-
Publication number: 20080265365Abstract: Densely spaced gates of field effect transistors usually lead to voids in a contact interlayer dielectric. If such a void is opened by a contact via and filled with conductive material, an electrical short between neighboring contact regions of neighboring transistors may occur. By forming a recess between two neighboring contact regions, the void forms at a lower level. Thus, opening of the void by contact vias is prevented.Type: ApplicationFiled: December 5, 2007Publication date: October 30, 2008Inventors: Kai Frohberg, Sven Mueller, Frank Feustel
-
Patent number: 7442618Abstract: Structures and methods for forming keyhole shaped regions for isolation and/or stressing the substrate are shown. In a first embodiment, we form an inverted keyhole shaped trench in the substrate in the first opening preferably using a two step etch. Next, we fill the inverted keyhole trench with a material that insulates and/or creates stress on the sidewalls of the inverted keyhole trench. In a second embodiment, we form a keyhole stressor region adjacent to the gate and isolation structures. The keyhole stressor region creates stress near the channel region of the FET to improve FET performance. The stressor region can be filled with an insulator or a semiconductor material.Type: GrantFiled: July 16, 2005Date of Patent: October 28, 2008Assignees: Chartered Semiconductor Manufacturing, LtdInventors: Yung Fu Chong, Brian Joseph Greene, Siddhartha Panda, Nivo Rovedo
-
Patent number: 7442621Abstract: A semiconductor fabrication process includes patterning a hard mask over a semiconductor substrate to expose an isolation region and forming a trench in the isolation region. A flowable dielectric is deposited in the trench to partially fill the trench and a capping dielectric is deposited overlying the first oxide to fill the trench. The substrate may be a silicon on insulator (SOI) substrate including a buried oxide (BOX) layer and the trench may extend partially into the BOX layer. The flowable dielectric may be a spin deposited flowable oxide or a CVD BPSG oxide. The flowable dielectric isolation structure provides a buffer that prevents stress induced on one side of the isolation structure from creating stress on the other side of the structure. Thus, for example, compressive stress created by forming silicon germanium on silicon in PMOS regions does not create compressive stress in NMOS regions.Type: GrantFiled: November 22, 2004Date of Patent: October 28, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Marius K. Orlowski, Mark C. Foisy, Olubunmi O. Adetutu
-
Patent number: 7442620Abstract: A process for forming STI regions comprises performing an In Situ Steam Generation (ISSG) radical conversion on a SiN liner layer within an STI trench in order to expose the top corner of the trench and simultaneously cause rounding the top corner of a liner oxide layer within the trench. The rounding of the liner oxide layer can prevent thinning of a subsequently formed gate oxide.Type: GrantFiled: June 13, 2006Date of Patent: October 28, 2008Assignee: Macronix International Co., Ltd.Inventors: Chia-Wei Wu, Jung-Yu Shieh, Ling-Wuu Yang
-
Patent number: 7439141Abstract: A method for performing shallow trench isolation during semiconductor fabrication that improves trench corner rounding is disclosed. The method includes etching trenches into a silicon substrate between active regions, and performing a double liner oxidation process on the trenches. The method further includes performing a double sacrificial oxidation process on the active regions, wherein corners of the trenches are substantially rounded by the four oxidation processes.Type: GrantFiled: October 22, 2002Date of Patent: October 21, 2008Assignee: Spansion, LLCInventors: Unsoon Kim, Yu Sun, Hiroyuki Kinoshita, Kuo-Tung Chang, Harpreet K. Sachar, Mark S. Chang
-
Patent number: 7439155Abstract: Isolation methods and devices for isolating regions of a semiconductor device. The isolation method and structure include forming an isolating trench in an active area and filling the trench with a doped conductive material containing silicon. Suitable conductive materials containing silicon include polysilicon and silicon-germanium. There is also provided a method and structure for isolating the regions by providing a trench in an active area of a substrate, growing an epitaxial layer in the trench to fill the trench or to partially fill the trench and depositing an insulating material over the epitaxial layer and within the trench to completely fill the trench.Type: GrantFiled: August 26, 2004Date of Patent: October 21, 2008Assignee: Micron Technology, Inc.Inventors: Chandra Mouli, Howard Rhodes
-
Patent number: 7439157Abstract: A method includes removing a portion of a substrate to define an isolation trench; forming a first dielectric layer on exposed surfaces of the substrate in the trench; forming a second dielectric layer on at least the first dielectric layer, the second dielectric layer containing a different dielectric material than the first dielectric layer; depositing a third dielectric layer to fill the trench; removing an upper portion of the third dielectric layer from the trench and leaving a lower portion covering a portion of the second dielectric layer; oxidizing the lower portion of the third dielectric layer after removing the upper portion; removing an exposed portion of the second dielectric layer from the trench, thereby exposing a portion of the first dielectric layer; and forming a fourth dielectric layer in the trench covering the exposed portion of the first dielectric layer.Type: GrantFiled: May 16, 2005Date of Patent: October 21, 2008Assignee: Micron Technology, Inc.Inventors: Zailong Bian, John Smythe, Janos Fucsko, Michael Violette
-
Patent number: 7432148Abstract: Methods of forming an improved shallow trench isolation (STI) region are disclosed. Several exemplary techniques are proposed for treating STI sidewalls to improve the silicon (Si) surface at the atomic level. Each of the exemplary methods creates a smooth STI sidewall surface, prior to performing oxidation, by reconstructing silicon atoms at the surface. The suggested STI region can be used in imager pixel cells or memory device applications.Type: GrantFiled: August 31, 2005Date of Patent: October 7, 2008Assignee: Micron Technology, Inc.Inventors: Jiutao Li, Ralph Kauffman, Richard A. Mauritzson
-
Publication number: 20080242044Abstract: A method for fabricating a nonvolatile memory device includes forming a gate insulation layer, a first gate conductive layer, a first sacrificial layer, and a second sacrificial layer over a substrate, etching the first and second sacrificial layers, the first gate conductive layer, the gate insulation layer, and the substrate to form trenches, forming a first insulation layer to fill the trenches, polishing the first insulation layer using the etched second sacrificial layer as a polish stop layer, removing the second sacrificial layer, recessing the first insulation layer inside the trenches, forming a second insulation layer to fill a space produced inside the trenches by the recessing of the first insulation layer, and polishing the second insulation layer using the etched first sacrificial layer as a polish stop layer.Type: ApplicationFiled: June 29, 2007Publication date: October 2, 2008Applicant: Hynix Semiconductor Inc.Inventor: Dong-Gyun Hong
-
Publication number: 20080242045Abstract: A method for fabricating a trench dielectric layer in a semiconductor device is provided. A trench is formed in a semiconductor substrate and a liner nitride layer is then formed on an inner wall of the trench. A liner oxide layer formed on the liner nitride layer is nitrified in order to protect the liner nitride layer from being exposed. Subsequently, the trench is filled with one or more dielectric layers.Type: ApplicationFiled: December 6, 2007Publication date: October 2, 2008Applicant: Hynix Semiconductor Inc.Inventors: Keum Bum LEE, Dong Su Park, Jun Soo Chang, Eun A Lee
-
Publication number: 20080237725Abstract: A semiconductor device according to the present invention includes an active region having a MOS transistor and a groove surrounding the periphery of the active region, in which the groove is filled with a combination of a first material that produces a tensile strain in the active region and a second material that produces a compressive strain. Thereby, the foregoing object is achieved.Type: ApplicationFiled: June 4, 2008Publication date: October 2, 2008Applicant: FUJITSU LIMITEDInventors: Takashi SUZUKI, Kiyoshi OZAWA
-
Patent number: 7429520Abstract: A method of forming an isolation film in a semiconductor device is disclosed. The disclosed method includes performing a patterning process on a predetermined region of a semiconductor substrate in which a patterned pad film is formed, forming a trench defining an inactive region and an active region, forming a liner film on the entire surface including the trench, forming an insulating film for trench burial only within the trench, stripping the remaining liner film formed except for the inside of the trench and the patterned pad film formed below the liner film, forming a sacrificial film on the entire surface, and performing a polishing process on the entire surface in which the sacrificial film is formed until the semiconductor substrate of the active region is exposed, thereby forming the isolation film having no topology difference with the semiconductor substrate of the active region.Type: GrantFiled: June 20, 2005Date of Patent: September 30, 2008Assignee: Hynix Semiconductor Inc.Inventors: Pil Geun Song, Young Jun Kim, Sang Wook Park