Bonding Of Plural Semiconductor Substrates Patents (Class 438/455)
-
Patent number: 11797119Abstract: A system and method for fabricating a selectively-adhered force sensor comprising a flexible membrane constrained at a multitude of points within the sensor active area. The system comprising a processor; and a memory that stores executable instructions that, when executed by the processor, facilitate performance of operations, comprising: facilitating application of a conductive layer to a first surface; and facilitating curing of the conductive layer to the first surface.Type: GrantFiled: April 13, 2018Date of Patent: October 24, 2023Assignee: SENSEL, INC.Inventors: Scott Isaacson, Ilya Daniel Rosenberg
-
Patent number: 11791299Abstract: Exemplary embodiments for redistribution layers of integrated circuits are disclosed. The redistribution layers of integrated circuits of the present disclosure include one or more arrays of conductive contacts that are configured and arranged to allow a bonding wave to displace air between the redistribution layers during bonding. This configuration and arrangement of the one or more arrays minimize discontinuities, such as pockets of air to provide an example, between the redistribution layers during the bonding.Type: GrantFiled: April 27, 2018Date of Patent: October 17, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Yuan Li, Kuo-Cheng Lee, Yun-Wei Cheng, Yen-Liang Lin
-
Patent number: 11791307Abstract: Devices and techniques include process steps for preparing various microelectronic components for bonding, such as for direct bonding without adhesive. The processes include providing a first bonding surface on a first surface of the microelectronic components, bonding a handle to the prepared first bonding surface, and processing a second surface of the microelectronic components while the microelectronic components are gripped at the handle. In some embodiments, the processes include removing the handle from the first bonding surface, and directly bonding the microelectronic components at the first bonding surface to other microelectronic components.Type: GrantFiled: March 23, 2021Date of Patent: October 17, 2023Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventors: Chandrasekhar Mandalapu, Gaius Gillman Fountain, Jr., Guilian Gao
-
Patent number: 11782411Abstract: A system includes a wafer shape metrology sub-system configured to perform one or more shape measurements on post-bonding pairs of wafers. The system includes a controller communicatively coupled to the wafer shape metrology sub-system. The controller receives a set of measured distortion patterns. The controller applies a bonder control model to the measured distortion patterns to determine a set of overlay distortion signatures. The bonder control model is made up of a set of orthogonal wafer signatures that represent the achievable adjustments. The controller determines whether the set of overlay distortion signatures associated with the measured distortion patterns are outside tolerance limits provides one or more feedback adjustments to the bonder tool.Type: GrantFiled: January 31, 2022Date of Patent: October 10, 2023Assignee: KLA CorporationInventors: Franz Zach, Mark D. Smith, Roel Gronheid
-
Patent number: 11776923Abstract: Connection pads are formed in interlayer films provided respectively in interconnection layers of a sensor substrate on which a sensor surface having pixels is formed and a signal processing substrate configured to perform signal processing on the sensor substrate to make an electrical connection between the sensor substrate and the signal processing substrate. Then, a metal oxide film is formed between the interlayer films of the sensor substrate and the signal processing substrate, between the connection pad formed on a side toward the sensor substrate and the interlayer film on a side toward the signal processing substrate, and between the connection pad formed on the side toward the signal processing substrate and the interlayer film on the side toward the sensor substrate. The present technology can be applied to a laminated-type CMOS image sensor, for example.Type: GrantFiled: February 19, 2021Date of Patent: October 3, 2023Assignee: SONY CORPORATIONInventor: Masaki Haneda
-
Patent number: 11776933Abstract: A method of bonding a semiconductor element to a substrate includes: carrying a semiconductor element including a plurality of first electrically conductive structures with a bonding tool; supporting a substrate including a plurality of second electrically conductive structures with a support structure; providing a reducing gas in contact with each of the plurality of first conductive structures and the plurality of second conductive structures; establishing contact between corresponding ones of the plurality of first conductive structures and the plurality of second conductive structures; moving at least one of the semiconductor element and the substrate such that the corresponding ones of the plurality of first conductive structures and the plurality of second conductive structures are separated; re-establishing contact between the plurality of first conductive structures and the plurality of second conductive structures; and bonding the plurality of first conductive structures to the respective ones of theType: GrantFiled: November 5, 2020Date of Patent: October 3, 2023Assignee: Kulicke and Soffa Industries, Inc.Inventor: Adeel Ahmad Bajwa
-
Patent number: 11776931Abstract: According to one embodiment, there is provided a substrate bonding apparatus including a first chucking stage, a second chucking stage, and an alignment unit. The first chucking stage is configured to chuck a first substrate. The second chucking stage is disposed facing the first chucking stage. The second chucking stage is configured to chuck a second substrate. The alignment unit is configured to be inserted between the first chucking stage and the second chucking stage. The alignment unit includes a base body, a first detection element, and a second detection element. The base body includes a first main face and a second main face opposite to the first main face. The first detection element is disposed on the first main face. The second detection element is disposed on the second main face.Type: GrantFiled: March 11, 2020Date of Patent: October 3, 2023Assignee: Kioxia CorporationInventor: Sho Kawadahara
-
Patent number: 11769687Abstract: A method for transferring a thin layer from a donor substrate to a receiver substrate including the steps of implantation of species carried out in a uniform manner on the whole of the donor substrate to form therein an embrittlement plane which delimits the thin layer and a bulk part of the donor substrate, of placing in contact the donor substrate and the receiver substrate and of initiating and propagating a fracture wave along the embrittlement plane. The method comprises, before the placing in contact, a step of localised reduction of a capacity of the embrittlement plane to initiate the fracture wave. This step of localised reduction may be carried out by means of a localised laser annealing of the donor substrate.Type: GrantFiled: January 2, 2020Date of Patent: September 26, 2023Assignee: COMMISSARIAT À L'ÉNERGIE ATOMIQUE ET AUX ÉNERGIES ALTERNATIVESInventors: Shay Reboh, Frédéric Mazen, Pablo Acosta Alba
-
Patent number: 11769674Abstract: A semiconductor interconnect structure and a fabricating method thereof are disclosed. The method comprises: providing a stacked structure comprising bonded multiple layers of wafer or die, each bonded layer comprises a substrate and a wiring layer, and the wiring layer comprises metal wires; vertically forming, in the stacked structure, a first blind hole having a first diameter and a first length and penetrating each bonded layer between adjacent metal wires, the first diameter is less than a space between the adjacent metal wires, and the first length is less than a height of the stacked structure; forming a second blind hole having a second diameter and the first length coaxially with the first blind hole, a sidewall of the second blind hole exposes the metal wires, and the second diameter is larger than the space between the adjacent metal wires; and filling a conductive material in the second blind hole.Type: GrantFiled: April 21, 2021Date of Patent: September 26, 2023Assignee: Changxin Memory Technologies, Inc.Inventor: Pingheng Wu
-
Patent number: 11768441Abstract: A method for controlling a process of manufacturing semiconductor devices, the method including: obtaining a first control grid associated with a first lithographic apparatus used for a first patterning process for patterning a first substrate; obtaining a second control grid associated with a second lithographic apparatus used for a second patterning process for patterning a second substrate; based on the first control grid and second control grid, determining a common control grid definition for a bonding step for bonding the first substrate and second substrate to obtain a bonded substrate; obtaining bonded substrate metrology data including data relating to metrology performed on the bonded substrate; and determining a correction for performance of the bonding step based on the bonded substrate metrology data, the determining a correction including determining a co-optimized correction for the bonding step and for the first patterning process and/or second patterning process.Type: GrantFiled: February 3, 2021Date of Patent: September 26, 2023Assignee: ASML NETHERLANDS B.V.Inventors: Peter Ten Berge, Steven Erik Steen, Pieter Gerardus Jacobus Smorenberg, Khalid Elbattay
-
Patent number: 11753711Abstract: A mask frame includes a support substrate including a plurality of inner side surfaces. The plurality of inner side surfaces defines a first opening through the support substrate. A heat dissipation plate is disposed on the plurality of inner side surfaces. A plurality of fixing portions is disposed between the support substrate and the heat dissipation plate. The plurality of fixing portions includes a plurality of adhesive portions attaching the support substrate to the heat dissipation plate.Type: GrantFiled: July 14, 2021Date of Patent: September 12, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jongyoon Lee, Seungjin Lee
-
Patent number: 11749702Abstract: An image sensor includes a substrate including a pixel region and a pad region and having a first surface and a second surface opposite to the first surface, the pad region of the substrate being provided with a first recess which is recessed to a first depth from the second surface toward the first surface and the pixel region of the substrate being provided with a plurality of unit pixels, an interlayer insulating layer disposed on the first surface, an interconnection line disposed in the interlayer insulating layer, a conductive pad disposed in the first recess of the pad region, and a plurality of penetration structures disposed in the pad region of the substrate and extending from a bottom surface of the first recess to the first surface of the substrate, and electrically connecting the conductive pad to the interconnection line.Type: GrantFiled: April 5, 2021Date of Patent: September 5, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Hoon Kim, Min-Geun Kwon
-
Patent number: 11751441Abstract: A display apparatus in which an area of a peripheral area may be reduced while having a simple structure, the display apparatus includes a substrate, a bottom metal layer on the substrate and including a first extension line extending from the peripheral area outside a display area into the display area, a semiconductor layer on the bottom metal layer, a gate layer on the semiconductor layer, a first metal layer on the gate layer, and a second metal layer on the first metal layer and including a first data line extending from the peripheral area into the display area and electrically coupled to the first extension line in the peripheral area.Type: GrantFiled: May 27, 2021Date of Patent: September 5, 2023Assignee: Samsung Display Co., Ltd.Inventors: Eunhyun Kim, Eunhye Ko, Yeonhong Kim, Kyoungwon Lee, Sunhee Lee, Junhyung Lim
-
Patent number: 11742243Abstract: A method for manufacturing a semiconductor device includes a step of preparing a semiconductor wafer source which includes a first main surface on one side, a second main surface on the other side and a side wall connecting the first main surface and the second main surface, an element forming step of setting a plurality of element forming regions on the first main surface of the semiconductor wafer source, and forming a semiconductor element at each of the plurality of element forming regions, and a wafer source separating step of cutting the semiconductor wafer source from a thickness direction intermediate portion along a horizontal direction parallel to the first main surface, and separating the semiconductor wafer source into an element formation wafer and an element non-formation wafer after the element forming step.Type: GrantFiled: January 27, 2022Date of Patent: August 29, 2023Assignee: ROHM CO., LTD.Inventors: Masatoshi Aketa, Kazunori Fuji
-
Patent number: 11742233Abstract: The present disclosure relates to a method for mechanically separating layers, in particular in a double layer transfer process. The present disclosure relates more in particular to a method for mechanically separating layers, comprising the steps of providing a semiconductor compound comprising a layer of a handle substrate and an active layer with a front main side and a back main side opposite the front main side, wherein the layer of the handle substrate is attached to the front main side of the active layer, then providing a layer of a carrier substrate onto the back main side of the active layer, and then initiating mechanical separation of the layer of the handle substrate, wherein the layer of the handle substrate and the layer of the carrier substrate are provided with a substantially symmetrical mechanical structure.Type: GrantFiled: December 28, 2020Date of Patent: August 29, 2023Assignee: SoitecInventors: Marcel Broekaart, Ionut Radu, Didier Landru
-
Patent number: 11744154Abstract: A method for transferring a piezoelectric layer from a donor substrate onto a support substrate comprises the steps of: a) providing a predetermined splitting area in a piezoelectric donor substrate, b) attaching the piezoelectric donor substrate to a support substrate to form an assembly, and c) detaching the piezoelectric layer from the piezoelectric donor substrate comprising applying an electric field. By using the electric field, the detachment step can be carried out at low temperatures. A detachment chamber for carrying out at least a portion of such a method includes one or two chucks comprising first and/or second electrodes for applying an electric field to a piezoelectric layer.Type: GrantFiled: August 1, 2017Date of Patent: August 29, 2023Assignee: SoitecInventor: Cédric Charles-Alfred
-
Patent number: 11738993Abstract: A silicon substrate having a first silicon substrate having a first surface with a cavity and a second surface opposite the first surface; a first silicon oxide film having a thickness d1 on the first surface; a second silicon oxide film having a thickness d2 on a bottom of the cavity; and a third silicon oxide film having a thickness d3 on the second surface, where d1?d3 and d1<d2, or d3<d1 and d2<d1.Type: GrantFiled: May 27, 2021Date of Patent: August 29, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Yutaka Kishimoto
-
Patent number: 11721662Abstract: A method of aligning two wafers during a bonding process includes aligning a first wafer having a plurality of alignment markings with a second wafer having a plurality of alignment markings. The method further includes placing a plurality of flags between the first wafer and the second wafer. The method further includes detecting movement of the plurality of flags with respect to the first wafer and the second wafer using at least one sensor. The method further includes determining whether the wafers remain aligned within an alignment tolerance based on the detected movement of the plurality of flags relative to the first wafer and the second wafer.Type: GrantFiled: November 4, 2020Date of Patent: August 8, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yun-Tai Shih, Ching-Hou Su, Chyi-Tsong Ni, I-Shi Wang, Jeng-Hao Lin, Kuan-Ming Pan, Jui-Mu Cho, Wun-Kai Tsai
-
Patent number: 11723253Abstract: A light-emitting device or a display device that is less likely to be broken is provided. Provided is a light-emitting device including an element layer and a substrate over the element layer. At least a part of the substrate is bent to the element layer side. The substrate has a light-transmitting property and a refractive index that is higher than that of the air. The element layer includes a light-emitting element that emits light toward the substrate side. Alternatively, provided is a light-emitting device including an element layer and a substrate covering a top surface and at least one side surface of the element layer. The substrate has a light-transmitting property and a refractive index that is higher than that of the air. The element layer includes a light-emitting element that emits light toward the substrate side.Type: GrantFiled: April 8, 2021Date of Patent: August 8, 2023Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yoshiharu Hirakata, Tomoya Aoyama, Akihiro Chida
-
Patent number: 11721549Abstract: Embodiments of the present disclosure include techniques related to techniques for processing materials for manufacture of group-III metal nitride and gallium based substrates. More specifically, embodiments of the disclosure include techniques for growing large area substrates using a combination of processing techniques. Merely by way of example, the disclosure can be applied to growing crystals of GaN, AlN, InN, InGaN, AlGaN, and AlInGaN, and others for manufacture of bulk or patterned substrates. Such bulk or patterned substrates can be used for a variety of applications including optoelectronic and electronic devices, lasers, light emitting diodes, solar cells, photo electrochemical water splitting and hydrogen generation, photodetectors, integrated circuits, and transistors, and others.Type: GrantFiled: February 10, 2021Date of Patent: August 8, 2023Assignee: SLT TECHNOLOGIES, INC.Inventors: Mark P. D'Evelyn, Wenkan Jiang, Drew W. Cardwell, Dirk Ehrentraut
-
Patent number: 11721554Abstract: Embodiments herein describe techniques for bonded wafers that includes a first wafer bonded with a second wafer, and a stress compensation layer in contact with the first wafer or the second wafer. The first wafer has a first stress level at a first location, and a second stress level different from the first stress level at a second location. The stress compensation layer includes a first material at a first location of the stress compensation layer that induces a third stress level at the first location of the first wafer, a second material different from the first material at a second location of the stress compensation layer that induces a fourth stress level different from the third stress level at the second location of the first wafer. Other embodiments may be described and/or claimed.Type: GrantFiled: March 18, 2019Date of Patent: August 8, 2023Assignee: Intel CorporationInventors: Anant Jahagirdar, Chytra Pawashe, Aaron Lilak, Myra McDonnell, Brennen Mueller, Mauro Kobrinsky
-
Patent number: 11712749Abstract: Provided is a parent substrate that includes a central region and an edge region. The edge region surrounds the central region. A detachment layer is formed in the central region. The detachment layer extends parallel to a main surface of the parent substrate. The detachment layer includes modified substrate material. A groove is formed in the edge region. The groove laterally encloses the central region. The groove runs vertically and/or tilted to the detachment layer.Type: GrantFiled: August 6, 2020Date of Patent: August 1, 2023Assignee: Infineon Technologies AGInventors: Ralf Rieske, Alexander Binter, Wolfgang Diewald, Bernhard Goller, Heimo Graf, Gerald Lackner, Jan Richter, Roland Rupp, Guenter Schagerl, Marko Swoboda
-
Patent number: 11715663Abstract: A bonding apparatus includes a first holder, a first transforming device, a second holder, a second transforming device, a suction device and a control device. The first holder attracts and holds a first substrate from above. The first transforming device transforms the first substrate held by the first holder such that a central portion of the first substrate is protruded downwards. The second holder is provided under the first holder, and attracts and holds a second substrate, which is to be bonded to the first substrate, from below. The second transforming device transforms the second substrate held by the second holder such that a central portion of the second substrate is protruded upwards. The suction device generates different attracting forces in multiple division regions included in an attraction region of the second substrate. The control device controls the suction device.Type: GrantFiled: February 22, 2021Date of Patent: August 1, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Kenji Sugakawa, Yosuke Omori
-
Patent number: 11715669Abstract: A method of manufacturing a through silicon via (TSV) is provided in the present invention, including steps of forming a TSV sacrificial structure in a substrate, wherein the TSV sacrificial structure contacts a metal interconnect on the front side of the substrate, performing a backside thinning process to expose the TSV sacrificial structure from the back side of the substrate, removing the TSV sacrificial structure to form a through silicon hole, and filling the through silicon hole with conductive material to form a TSV.Type: GrantFiled: August 4, 2021Date of Patent: August 1, 2023Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Shih-Ping Lee, Tse-Hsien Wu, Pin-Chieh Huang, Yu-Hsiang Chien, Yeh-Yu Chiang
-
Patent number: 11710729Abstract: A memory array and single-crystal circuitry are provided by wafer bonding (e.g., adhesive wafer bonding or anodic wafer bonding) in the same integrated circuit and interconnected by conductors of a interconnect layer. Additional circuitry or memory arrays may be provided by additional wafer bonds and electrically connected by interconnect layers at the wafer bonding interface. The memory array may include storage or memory transistors having single-crystal epitaxial silicon channel material.Type: GrantFiled: September 9, 2021Date of Patent: July 25, 2023Assignee: SUNRISE MEMORY CORPORATIONInventors: Scott Brad Herner, Eli Harari
-
Patent number: 11710718Abstract: A method of making an assembly can include juxtaposing a top surface of a first electrically conductive element at a first surface of a first substrate with a top surface of a second electrically conductive element at a major surface of a second substrate. One of: the top surface of the first conductive element can be recessed below the first surface, or the top surface of the second conductive element can be recessed below the major surface. Electrically conductive nanoparticles can be disposed between the top surfaces of the first and second conductive elements. The conductive nanoparticles can have long dimensions smaller than 100 nanometers. The method can also include elevating a temperature at least at interfaces of the juxtaposed first and second conductive elements to a joining temperature at which the conductive nanoparticles can cause metallurgical joints to form between the juxtaposed first and second conductive elements.Type: GrantFiled: January 4, 2021Date of Patent: July 25, 2023Assignee: ADEIA SEMICONDUCTOR TECHNOLOGIES LLCInventor: Cyprian Emeka Uzoh
-
Patent number: 11705380Abstract: The present disclosure provides a method for fabricating a semiconductor device including performing a bonding process to bond a second die onto a first die, forming a first mask layer on the second die, forming a first opening along the first mask layer and the second die, and extending to the first die, forming isolation layers on sidewalls of the first opening, forming protection layers covering upper portions of the isolation layers, and forming a conductive filler layer in the first opening.Type: GrantFiled: May 24, 2022Date of Patent: July 18, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Tse-Yao Huang, Shing-Yih Shih
-
Patent number: 11688705Abstract: In one embodiment, a semiconductor device includes a lower interconnect layer including a plurality of lower interconnects, and a plurality of lower pads provided on the lower interconnects. The device further includes a plurality of upper pads provided on the lower pads and being in contact with the lower pads, and an upper interconnect layer including a plurality of upper interconnects provided on the upper pads. The lower pads include a plurality of first pads and a plurality of second pads. The upper pads include a plurality of third pads provided on the second pads and a plurality of fourth pads provided on the first pads, a lower face of each third pad is larger in area than a upper face of each second pad, and a lower face of each fourth pad is smaller in area than a upper face of each first pad.Type: GrantFiled: July 2, 2021Date of Patent: June 27, 2023Assignee: Kioxia CorporationInventor: Takashi Watanabe
-
Patent number: 11682553Abstract: There is provided a method for manufacturing an electronic device including a substrate of semiconductor material, an intermediate portion, and a silicon carbide layer, the method including transferring the silicon carbide layer from a first electronic element onto a face of a second electronic element including the substrate, the transfer including: providing the first element including a primary silicon carbide-based layer, a first diffusion barrier portion, and a first metal layer; providing the second element including the substrate, a second diffusion barrier portion, and a second metal layer; and bonding an exposed face of each of the first and the second metal layers, the first and the second metal layers being formed of tungsten, the first and the second portions being formed of at least one tungsten silicide layer, and the second portion, the second metal layer, the first metal layer, and the first portion form the intermediate portion.Type: GrantFiled: October 2, 2020Date of Patent: June 20, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventor: Hasan Naser
-
Patent number: 11682551Abstract: A wafer structure and a trimming method thereof are provided. The wafer structure includes a first wafer which includes a front surface, a back surface, and a sidewall connected to the front surface and the back surface. The sidewall of the first wafer includes a plurality of first regions at an edge of the sidewall and the back surface and laterally separated from one another by a pitch. Each of the first regions extends from the back surface toward the front surface and has etching streaks thereon.Type: GrantFiled: July 27, 2022Date of Patent: June 20, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Ning Chiang, Ming-Te Chuang
-
Patent number: 11676940Abstract: A chip for hybrid bonded interconnect bridging for chiplet integration, the chip comprising: a first chiplet; a second chiplet; an interconnecting die coupled to the first chiplet and the second chiplet through a hybrid bond.Type: GrantFiled: August 26, 2020Date of Patent: June 13, 2023Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Lei Fu, Brett P. Wilkerson, Rahul Agarwal
-
Patent number: 11676851Abstract: According to an aspect of the present inventive concept there is provided a method for manufacturing a fluid sensor device comprising: bonding a silicon-on-insulator arrangement comprising a silicon wafer, a buried oxide, a silicon layer, and a first dielectric layer, to a CMOS arrangement comprising a metallization layer and a planarized dielectric layer, wherein the bonding is performed via the first dielectric layer and the planarized dielectric layer; forming a fin-FET arrangement in the silicon layer, wherein the fin-FET arrangement is configured to function as a fluid sensitive fin-FET arrangement; removing the buried oxide and the silicon wafer; forming a contact to the metallization layer and the fin-FET arrangement, wherein the contact comprises an interconnecting structure configured to interconnect the metallization layer and the fin-FET arrangement; forming a channel comprising an inlet and an outlet, wherein the channel is configured to allow a fluid comprising an analyte to contact the fin-FET aType: GrantFiled: December 19, 2018Date of Patent: June 13, 2023Assignee: IMEC VZWInventors: Aurelie Humbert, Simone Severi
-
Patent number: 11664364Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a first semiconductor structure, a second semiconductor structure, a through semiconductor via, and an insulation layer. The first semiconductor structure includes a first circuit layer and a first main bonding layer in the first circuit layer and substantially coplanar with a front face of the first circuit layer. The second semiconductor structure includes a second circuit layer on the first circuit layer and a second main bonding layer in the second circuit layer, and topologically aligned with and contacted to the first main bonding layer. The through semiconductor via is along the second semiconductor structure and the first and second main bonding layer, and extending to the first circuit layer. The insulation layer is positioned on a sidewall of the through semiconductor via.Type: GrantFiled: March 25, 2021Date of Patent: May 30, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Hsih-Yang Chiu
-
Patent number: 11657930Abstract: A superconductor wire having a first HTS layer with a first cap layer in direct contact with a first surface of the first HTS layer and a second cap layer in direct contact with a second surface of the first HTS layer. There is a first lamination layer affixed to the first cap layer and a stabilizer layer having a first surface affixed to the second cap layer. There is a second HTS layer and a third cap layer in direct contact with a first surface of the second HTS layer and a fourth cap layer in direct contact with a second surface of the second HTS layer. There is a second lamination layer affixed to the fourth cap layer. The second surface of the stabilizer layer is affixed to the third cap layer and there are first and second fillets disposed along a edge of the laminated superconductor.Type: GrantFiled: July 9, 2020Date of Patent: May 23, 2023Assignee: American Superconductor CorporationInventor: Martin W. Rupich
-
Patent number: 11655146Abstract: A preclean process may be omitted from a eutectic bonding sequence. To remove oxide from one or more surfaces of a device wafer of a micro-electromechanical-system (MEMS) structure, a duration of an acid-based etch process in the eutectic bonding sequence may be increased relative to the duration of the acid-based etch process when the preclean process is performed. The increased duration of the acid-based etch process enables the acid-based etch process to remove the oxide from the one or more surfaces of the device wafer without the use of a preceding preclean process. This reduces the complexity and cycle time of the eutectic bonding sequence, reduces the risk of stiction between suspended mechanical components of the MEMS structure, and/or reduces the likelihood that the MEMS structure may be rendered defective or inoperable during manufacturing, which increases process yield.Type: GrantFiled: November 13, 2020Date of Patent: May 23, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hong-Ta Kuo, I-Shi Wang, Tzu-Ping Yang, Hsing-Yu Wang, Shu-Han Chao, Hsi-Cheng Hsu, Yin-Tun Chou, Yuan-Hsin Chi, Sheng-Yuan Lin
-
Patent number: 11658116Abstract: A semiconductor structure comprises a front-end-of-line region comprising two or more devices, a first back-end-of-line region on a first side of the front-end-of-line region, the first back-end-of-line region comprising a first set of interconnects for at least a first subset of the two or more devices in the front-end-of-line region, and a second back-end-of-line region on a second side of the front-end-of-line region opposite the first side of the front-end-of-line region, the second back-end-of-line region comprising a second set of interconnects for at least a second subset of the two or more devices in the front-end-of-line region. The semiconductor structure also comprises one or more passthrough vias disposed in the front-end-of-line region, each of the one or more passthrough vias connecting at least one of the first set of interconnects of the first back-end-of-line region to at least one of the second set of interconnects of the second back-end-of-line region.Type: GrantFiled: March 2, 2021Date of Patent: May 23, 2023Assignee: International Business Machines CorporationInventors: Junli Wang, Albert Chu, Dechao Guo, Brent Anderson
-
Patent number: 11652000Abstract: In one embodiment, a method of manufacturing a semiconductor device includes forming a first semiconductor layer including impurity atoms with a first density, on a first substrate, forming a second semiconductor layer including impurity atoms with a second density higher than the first density, on the first semiconductor layer, and forming a porous layer resulting from porosification of at least a portion of the second semiconductor layer. The method further includes forming a first film including a device, on the porous layer, providing a second substrate provided with a second film including a device, and bonding the first and second substrates to sandwich the first and second films. The method further includes separating the first and second substrates from each other such that a first portion of the porous layer remains on the first substrate and a second portion of the porous layer remains on the second substrate.Type: GrantFiled: March 10, 2021Date of Patent: May 16, 2023Assignee: Kioxia CorporationInventors: Hidekazu Hayashi, Mie Matsuo
-
Patent number: 11646300Abstract: The present invention discloses a double color micro LED display panel including a plurality of pixels and a plurality of barrier components. Each of the pixels includes a substrate, a first bonding layer configured on the substrate, a first light emitting layer configured on the first bonding layer and emitting a first light, a second bonding layer configured on the first light emitting layer and a second light emitting layer configured on the second bonding layer and emitting a second light. The wavelength of the second light is different from that of the first light. The barrier components respectively located between the pixels for blocking a light emitted from one of the pixels to the other of the pixels. Wherein, the material of the second bonding layer is a non-metallic material.Type: GrantFiled: September 1, 2020Date of Patent: May 9, 2023Assignee: Jade Bird Display (Shanghai) LimitedInventors: Quchao Xu, Qiming Li
-
Patent number: 11647654Abstract: The present disclosure relates to a stretchable organic light-emitting diode and a manufacturing method thereof, the stretchable organic light-emitting diode including: a stretchable driving unit including a stretchable field effect transistor (FET); and a stretchable light-emitting unit including an elastic material on the stretchable driving unit.Type: GrantFiled: February 22, 2021Date of Patent: May 9, 2023Assignee: INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITYInventors: Jin-Woo Park, Jin-Hoon Kim
-
Patent number: 11646293Abstract: A method for bonding semiconductor substrates includes placing a die on a substrate and performing a heating process on the die and the substrate to bond the respective first connectors with the respective second connectors. Respective first connectors of a plurality of first connectors on the die contact respective second connectors of a plurality of second connectors on the substrate. The heating process includes placing a mask between a laser generator and the substrate and performing a laser shot. The mask includes a masking layer and a transparent layer. Portions of the masking layer are opaque. The laser passes through a first gap in the masking layer and through the transparent layer to heat a first portion of a top side of the die opposite the substrate.Type: GrantFiled: July 22, 2020Date of Patent: May 9, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chia-Shen Cheng, Wei-Yu Chen, Philip Yu-Shuan Chung, Hsiu-Jen Lin, Ching-Hua Hsieh, Chen-Hua Yu
-
Patent number: 11634318Abstract: The present disclosure provides a micro electro mechanical system (MEMS) structure, including a device substrate having a first region and a second region different from the first region, a capping substrate bonded over the device substrate, a first cavity in the first region and between the device substrate and capping substrate, wherein the first cavity has a first cavity pressure, a second cavity in the second region and between the device substrate and capping substrate, wherein the second cavity has a second cavity pressure lower than the first cavity pressure, a passivation layer in the first cavity, an outgassing material over the passivation layer, wherein the outgassing material comprises a top surface and a sidewall exposed to the first cavity.Type: GrantFiled: October 28, 2019Date of Patent: April 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yuan-Chih Hsieh, Hung-Hua Lin
-
Patent number: 11626392Abstract: A method of forming a semiconductor device includes providing a semiconductor substrate with a circuit layer, forming a range compensating layer over the semiconductor substrate, the range compensating layer having a plurality of different thicknesses, each of the plurality of different thicknesses being inversely proportional to a stopping power of structures disposed under the respective thickness of the range compensating layer, implanting ions into the semiconductor substrate, the ions traveling through the range compensating layer and the circuit layer to define a cleave plane in the semiconductor substrate, removing the range compensating layer, and cleaving the semiconductor substrate at the cleave plane. The range compensating layer can be used to compensate for variations in ion penetration depth.Type: GrantFiled: February 12, 2021Date of Patent: April 11, 2023Assignee: Silicon Genesis CorporationInventors: Theodore E. Fong, Michael I. Current
-
Patent number: 11605900Abstract: An antenna structure includes a dielectric lens, an antenna substrate on the dielectric lens, and antenna electrodes on the antenna substrate. Each of the antenna electrodes may include a wire electrode and an empty plane having a triangular shape defined by the wire electrode. The antenna structure can reduce periodic reflection of a high frequency signal, suppress a periodic gain reduction phenomenon, and provide flat gain characteristics in a wide frequency band.Type: GrantFiled: November 16, 2021Date of Patent: March 14, 2023Assignee: Electronics and Telecommunications Research InstituteInventors: Dong-Young Kim, Mugeon Kim, Kyung Hyun Park, Dong Woo Park, Eui Su Lee, Il Min Lee
-
Patent number: 11596800Abstract: A semiconductor device comprises a first chip bonded on a second chip. The first chip comprises a first substrate and first interconnection components formed in first IMD layers. The second chip comprises a second substrate and second interconnection components formed in second IMD layers. The device further comprises a first conductive plug formed within the first substrate and the first IMD layers, wherein the first conductive plug is coupled to a first interconnection component and a second conductive plug formed through the first substrate and the first IMD layers and formed partially through the second IMD layers, wherein the second conductive plug is coupled to a second interconnection component.Type: GrantFiled: June 15, 2020Date of Patent: March 7, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Ting Tsai, Jeng-Shyan Lin, Chun-Chieh Chuang, Dun-Nian Yaung, Jen-Cheng Liu, Feng-Chi Hung
-
Patent number: 11600756Abstract: A display device includes: a substrate including first areas and second areas alternately arranged in a first direction in a plane view; a first electrode and a second electrode on the substrate and spaced apart from each other in a second direction crossing the first direction; a first insulation layer on the substrate and covering the first electrode and the second electrode; and a light emitting element on the first insulation layer and electrically connected to the first electrode and the second electrode, the first insulation layer having a first thickness in the first area and a second thickness thicker than the first thickness in the second area, and the light emitting element being located in the first area.Type: GrantFiled: August 20, 2020Date of Patent: March 7, 2023Assignee: Samsung Display Co., Ltd.Inventors: Kyung Bae Kim, Ji Eun Lee, Chong Chul Chai
-
Patent number: 11594515Abstract: A method of manufacturing a bonded substrate stack includes: providing a first substrate having a first hybrid interface layer, the first hybrid interface layer including a first insulator and a first metal; and providing a second substrate having a second hybrid interface layer, the second hybrid interface layer including a second insulator and a second metal. The hybrid interface layers are surface-activated by particle bombardment which is configured to remove atoms of the first hybrid interface layer and atoms of the second hybrid interface layer to generate dangling bonds on the hybrid interface layers. The surface-activated hybrid interface layers are brought into contact, such that the dangling bonds of the first hybrid interface layer and the dangling bonds of the second hybrid interface layer bond together to form first insulator to second insulator bonds and first metal to second metal bonds.Type: GrantFiled: November 3, 2021Date of Patent: February 28, 2023Assignee: Infineon Technologies AGInventors: Alfred Sigl, Alexander Frey
-
Patent number: 11594461Abstract: Embodiments of three-dimensional (3D) memory devices have a hydrogen blocking layer and fabrication methods thereof are disclosed. In an example, a method for form a 3D memory device is disclosed. An array of NAND memory strings each extending vertically above a first substrate are formed. A plurality of logic process-compatible devices are formed on a second substrate. The first substrate and the second substrate are bonded in a face-to-face manner. The logic process-compatible devices are above the array of NAND memory strings after the bonding. The second substrate is thinned to form a semiconductor layer above and in contact with the logic process-compatible devices.Type: GrantFiled: February 4, 2021Date of Patent: February 28, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Jun Liu
-
Patent number: 11594443Abstract: A substrate bonding apparatus includes a first bonding chuck configured to support a first substrate and a second bonding chuck configured to support a second substrate such that the second substrate faces the first substrate. The first bonding chuck includes a first base, a first deformable plate on the first base and configured to support the first substrate and configured to be deformed such that a distance between the first base and the first deformable plate is varied, and a first piezoelectric sheet on the first deformable plate and configured to be deformed in response to power applied thereto to deform the first deformable plate.Type: GrantFiled: June 4, 2020Date of Patent: February 28, 2023Inventors: Hoechul Kim, Taeyeong Kim, Hakjun Lee, Hoonjoo Na
-
Patent number: 11594591Abstract: A stretchable display device includes a stretchable substrate including a plurality of island areas that are separated from each other and a hinge area connecting the plurality of island areas, a plurality of display units respectively located in each of the plurality of island areas, a wiring part connecting the plurality of display units and located at the hinge area, and an insulating layer between the stretchable substrate and the plurality of display units. The insulating layer includes an opening overlapping the hinge area.Type: GrantFiled: February 22, 2021Date of Patent: February 28, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Gwui-Hyun Park, Chul Won Park, Pil Soon Hong, Bo Geon Jeon
-
Patent number: 11594431Abstract: Various embodiments of wafer bonding apparatuses and methods are described herein for reducing distortion in a post-bonded wafer pair. More specifically, the present disclosure provides embodiments of wafer bonding apparatuses and methods to reduce post-bond wafer distortion that occurs primarily within the center and/or the edge of the post-bonded wafer pair. In the present disclosure, post-bonded wafer distortion is reduced by correcting for variations in the pre-bond wafer shapes. Variations in pre-bond wafer shape are corrected, or compensated for, by making hardware modifications to the wafer chuck. Such modifications may include, but are not limited to, modifications to the surface height and/or the temperature of the wafer chuck.Type: GrantFiled: April 21, 2021Date of Patent: February 28, 2023Assignee: Tokyo Electron LimitedInventor: Nathan Ip