Using Structure Alterable To Nonconductive State (i.e., Fuse) Patents (Class 438/601)
-
Patent number: 7009222Abstract: A method to protect a low-K IMD layer underlying a fuse link during a fuse blowing process including a guarded fuse and method for forming the same including forming a fuse portion comprising two metal fuse interconnect structures and a guard ring comprising a metal interconnect structure surrounding the fuse portion in an uppermost IMD layer comprising a dielectric constant of less than about 3.2; forming a protective metal portion electrically isolated in the uppermost IMD layer to cover at least a portion of an area extending between the fuse portions; forming at least one overlying dielectric insulating layer over the uppermost layer to include extended portions of the fuse portion and the guard ring; and, forming a metal fuse link portion to electrically interconnect the fuse portion wherein the fuse portion overlies at least a portion of the protective metal portion.Type: GrantFiled: April 22, 2004Date of Patent: March 7, 2006Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventor: Chao-Hsiang Yang
-
Patent number: 7005727Abstract: A programmable package with a fuse embedded therein, and fabrication method are provided. The fuse has first and second terminal ends joined by a central portion defining a fusible link. The ends include a portion of the first and second conductive layers, the central portion including a portion of the first conductive layer. The first layer may be electroless copper and the second layer may be electrolytic copper. The fuse may have a dog-bone or a bow tie shape. The method includes providing a substrate with a dielectric layer, and forming the fuse by depositing first conductive layer, forming and patterning second conductive layer over a portion of the first layer, and patterning first layer to form interconnects between areas of the second layer.Type: GrantFiled: September 3, 2002Date of Patent: February 28, 2006Assignee: Intel CorporationInventors: Hamid Azimi, Debabrata Gupta, Saliya Witharana
-
Patent number: 6984549Abstract: The invention includes semiconductor fuse arrangements containing an electrically conductive plate over and in electrical contact with a plurality of electrically conductive links. Each of the links contacts the electrically conductive plate as a separate region relative to the other links, and the region where a link makes contact to the electrically conductive plate is a fuse. The invention also includes methods of forming semiconductor fuse arrangements.Type: GrantFiled: August 19, 2004Date of Patent: January 10, 2006Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 6982219Abstract: A semiconductor device comprises a semiconductor substrate having a bonding pad region; and a bonding pad and a fuse box formed in the bonding pad region. Thus, the chip size can be reduced and the manufacturing yield can be increased.Type: GrantFiled: January 4, 2005Date of Patent: January 3, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Hyun-Chul Kim
-
Patent number: 6979601Abstract: A metal silicide fuse for a semiconductor device. The fuse includes a conductive region positioned adjacent a common well of a first conductivity type, a terminal region positioned adjacent a well of a second conductivity type, and a narrowed region located between the terminal region and the conductive region and positioned adjacent a boundary between the two wells. Upon applying at least a programming current to the fuse, the fuse “blows” at the narrowed region. The diode or diodes between wells of different conductivity types wells and the Schottky diode or diodes between the remaining portions of the fuse and wells adjacent thereto control the flow of current through the remainder of the fuse and through the associated wells of the semiconductor device. When the fuse has been “blown,” the diodes and Schottky diodes prevent current of a normal operating voltage from flowing through the wells of the semiconductor device.Type: GrantFiled: April 21, 2003Date of Patent: December 27, 2005Assignee: Micron Technology, Inc.Inventors: Kenneth W. Marr, Michael P. Violette
-
Patent number: 6969869Abstract: The semiconductor device comprising a chalcogenide phase change material. The chalcogenide material being programmed from one resistance state to another resistance state by applying a programming current to a resistor which is in thermal contact with the chalcogenide material. The semiconductor device may be used as memory element or as a programmable fuse.Type: GrantFiled: September 5, 2003Date of Patent: November 29, 2005Assignee: Ovonyx, Inc.Inventors: Steve Hudgens, John D. Davis, Thomas J. McIntyre, John C. Rodgers, Keith K. Sturcken
-
Patent number: 6964906Abstract: A programmable element including a semiconductor material doped with a dopant that alters the resistance of the element when exposed to actinic radiation. Rather than producing a mechanical deformation, the radiation rearranges the bonding configuration of the dopant in the element, allowing it to be placed on a chip in close proximity to other device structures without risking damage to those structures. After formation, the programmable element is subjected to a laser anneal process in which the dopant is electrically activated. The activation process allows the dopant to donate a charge carrier to the crystal structure. Rapid cooling following laser anneal preserves the desired bonding configuration of the dopant produced in the programmable element. Laser anneals have been shown to reduce the resistivity of a programmable element by at least a factor of two.Type: GrantFiled: July 2, 2002Date of Patent: November 15, 2005Assignee: International Business Machines CorporationInventors: Patricia S. Bunt, John J. Ellis-Monaghan
-
Patent number: 6951781Abstract: Disclosed is a semiconductor device comprising a semiconductor substrate, a first metal wiring and a fuse, both being formed as the same level above the semiconductor substrate, a first insulating film formed on the first metal wiring and the fuse, the first insulating film having a first pad opening arriving at the first metal wiring, a second metal wiring formed at least within the first pad opening, the second metal wiring not extending above the fuse, a stopper film formed on the first insulating film and the second metal wiring, and a second insulating film formed above the stopper film. A second pad opening is formed to expose the second metal wiring by removing the second insulating film and the stopper film, a fuse opening is formed above at least the fuse by removing the second insulating film and the stopper film, and by removing the first insulating film incompletely.Type: GrantFiled: November 15, 2004Date of Patent: October 4, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Mitsuhiro Omura, Fumio Sato
-
Patent number: 6949416Abstract: Disclosed is a technique capable of enhancing the degree of freedom in the layout of a rerouting layer in a wafer level CSP in which defect repairing is performed by cutting a fuse. More specifically, after the defect repairing is performed by irradiating a laser beam to a fuse, an organic passivation layer (photo-sensitive polyimide layer) is filled in a fuse opening. Thereafter, a rerouting layer, a bump land, an uppermost wiring layer, and a solder bump are formed on the organic passivation layer. In the following steps of the defect repairing, the baking process to cure an elastomer layer and the uppermost protection layer is conducted at a temperature below 260° C. in order to prevent the variance of the refresh times of memory cells.Type: GrantFiled: January 29, 2004Date of Patent: September 27, 2005Assignee: Renesas Technology Corp.Inventors: Toshio Miyamoto, Ichiro Anjo, Asao Nishimura, Yoshihide Yamaguchi
-
Patent number: 6946379Abstract: A semiconductor device having at least one fuse and an alignment mark formed therein. An etch resistant layer over the surface of the fuse and alignment mark, which provides a uniform passivation thickness for use in conjunction with laser fuse deletion processes.Type: GrantFiled: June 3, 2004Date of Patent: September 20, 2005Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Henry A. Nye, III
-
Patent number: 6946331Abstract: An apparatus and a method for manufacturing semiconductor devices is disclosed for selectively disconnecting a fuse element out of plural fuse elements formed on a semiconductor wafer substrate which is provided with the plural fuse elements and a dielectric layer having at least one opening corresponding to the location for the plural fuse elements.Type: GrantFiled: September 22, 2003Date of Patent: September 20, 2005Assignee: Ricoh CompanyInventor: Kazunari Kimino
-
Patent number: 6943059Abstract: A semiconductor chip (15) having a pad (5) covered with a passivation film (7) is prepared, and the passivation film (7) over the pad (5) is selectively removed to expose the pad (5). Next, a polyimide film (11) having an opening (12) for exposing the pad (5) is formed on the passivation film (7). Thereafter, solder bumps (14) are formed on the pad (5), and an underfill resin (17) is filled between an assembly substrate (16) and the semiconductor chip (15) to bond the assembly substrate (16) and semiconductor chip (15) with the solder bumps (14) interposed therebetween.Type: GrantFiled: October 17, 2003Date of Patent: September 13, 2005Assignee: Renesas Technology Corp.Inventor: Hiroshi Maeda
-
Patent number: 6933611Abstract: Selective application of solder bumps in an integrated circuit package. Solder bumps are selectively applied in a solder bump integrated circuit packaging process so that portions of a circuit can be effectively disabled. The bumps may be selectively applied either to a die or to the substrate using multiple solder masks, one for each pattern of solder bumps desired or can be otherwise applied in multiple patterns depending upon which portions of the circuitry are to be active and which are to be disabled.Type: GrantFiled: July 29, 2003Date of Patent: August 23, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventor: Wayne Kever
-
Patent number: 6924176Abstract: A conductive layer which is formed on an insulative layer on a semiconductor substrate is connected to the semiconductor substrate via a through portion which passes through the insulative layer and reaches the semiconductor substrate. In a state where the conductive layer is electrically connected to the semiconductor substrate via the through portion, a patterning process using a plasma etching is performed on the conductive layer, thereby forming a conductive path. After the formation of the conductive path, a heating process is performed on the substrate or the conductive path in order to disconnect the electrical connection between the through portion and the substrate by a reaction between the through portion and the semiconductor substrate which is in contact therewith.Type: GrantFiled: March 25, 2002Date of Patent: August 2, 2005Assignee: Oki Electric Industry Co., Ltd.Inventors: Toru Yoshie, Kazuhide Abe, Yusuke Harada
-
Patent number: 6913954Abstract: A fuse device including a transistor having a source, drain, and gate. The gate includes a first and second gate contact. A current may be run from the first gate contact to the second gate contact to heat the gate. The current through the gate indirectly heats the channel region beneath the gate, causing localized annealing of the channel region. The heated gate causes dopants to diffuse from the source and drain into the channel region, permanently changing the properties of the transistor material and programming the fuse device. The fuse device functions as a transistor in an unprogrammed state, and acts as a shunt in a programmed state, caused by the shorting of the source and drain of the transistor during programming.Type: GrantFiled: June 21, 2004Date of Patent: July 5, 2005Assignee: Infineon Technologies AGInventor: Chandrasekharan Kothandaraman
-
Patent number: 6913953Abstract: A fuse area of a semiconductor device capable of preventing moisture-absorption and a method for manufacturing the fuse area are provided. When forming a guard ring for preventing permeation of moisture through the sidewall of an exposed fuse opening portion, an etch stop layer is formed over a fuse line. A guard ring opening portion is formed using the etch stop layer. The guard ring opening portion is filled with a material for forming the uppermost wiring of multi-level interconnect wirings or the material of a passivation layer, thereby forming the guard ring concurrently with the uppermost interconnect wiring or the passivation layer. Accordingly, permeation of moisture through an interlayer insulating layer or the interface between interlayer insulating layers around the fuse opening portion can be efficiently prevented by a simple process.Type: GrantFiled: December 31, 2002Date of Patent: July 5, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-yoon Kim, Won-seong Lee, Young-woo Park
-
Patent number: 6911357Abstract: The present invention provides a method and apparatus which facilitates wafer level burn-in testing of semiconductor dies. Sacrificial busses on the wafer supply voltage to respective on die Vcc and Vss sacrificial voltage pads during burn-in testing. The Vcc sacrificial pad on each die is connected to a secondary Vcc pad through an on-die sacrificial metal bus. An on-die fuse is interposed between the secondary Vcc pad and a normal Vcc die bonding pad. The fuse will blow when a die draws excessive current isolating a defective die from other dies on the wafer which are connected to the sacrificial busses. The Vss sacrificial pad is connected to a normal Vss die bonding pad through a sacrificial metal bus. After burn-in testing, the structures are removed. During this removal, the on-die sacrificial metal busses protect the secondary Vcc pad and Vss bonding pad. The secondary Vcc pad, Vcc bonding pad and Vss bonding pad can then be exposed for additional die testing.Type: GrantFiled: June 21, 2002Date of Patent: June 28, 2005Assignee: Micron Technology, Inc.Inventor: Kevin M. Devereaux
-
Patent number: 6897136Abstract: A method for forming a fuse in a semiconductor device comprising: forming a second insulating layer on a first insulating layer; etching the second insulating layer to form a trench; depositing a first metal layer on the trench and the second insulating layer; performing a chemical-mechanical polishing (CMP) process on the first metal layer to form the first metal wiring; forming a third insulating layer on the first metal wiring and the second insulating layer; etching the third insulating layer to form a second trench; depositing a barrier layer and a second metal layer on the second trench and the third insulating layer, and performing a CMP process on the barrier layer and the third insulating layer to form the second metal wiring; depositing a buffer layer on the second metal wiring and the third insulating layer; forming a passivation layer on the buffer layer; and etching the passivation layer.Type: GrantFiled: December 23, 2002Date of Patent: May 24, 2005Assignee: Dongbu Electronics Co., Ltd.Inventor: Se Yeul Bae
-
Patent number: 6878614Abstract: A method of forming an integrated circuit device can include forming a plurality of fuse wires on an integrated circuit substrate, and forming an insulating layer on the integrated circuit substrate and on the plurality of fuse wires so that the fuse wires are between the integrated circuit substrate and the insulating layer. A plurality of fuse cutting holes can be formed in the insulating layer wherein each of the fuse cutting holes exposes a target spot on a respective one of the fuse wires, and a cross-sectional area of the fuse wires can be reduced at the exposed target spots. Related structures are also discussed.Type: GrantFiled: January 7, 2003Date of Patent: April 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-won Sun, Kwang-kyu Bang, In-ho Nam
-
Patent number: 6872648Abstract: The act of blowing an unpassivated electrical fuse (for example, fuse 405) using a laser can result in the splattering of the fuse material and result in electrical short circuits. A blast barrier (for example blast barrier 406) formed around an area of the fuse that is blown by the laser helps to contain the splattering of the fuse material. The blast barrier may be formed from the same material as the fuses themselves and, therefore, can be created in the same fabrication step.Type: GrantFiled: September 19, 2002Date of Patent: March 29, 2005Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Gerald R. Friese, Andy Cowley, Mohammed Fazil Fayaz, William T. Motsiff
-
Patent number: 6867441Abstract: A fuse structure for a semiconductor device on a substrate includes a fuse having an electrically conductive fuse line of a standard fuse length formed in an electrically conductive layer disposed over the substrate, and a pair of electrically conductive, inwardly bent interconnects formed in a first plurality of electrically conductive layers disposed over the substrate, below the electrically conductive layer in which the fuse line is formed. The inwardly bent interconnects couple the fuse line to a circuit area of the substrate disposed under the fuse line. The fuse structure may further include a protective guard ring formed around the fuse. The guard ring includes a second plurality of electrically conductive interconnects.Type: GrantFiled: October 8, 2003Date of Patent: March 15, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chao-Hsiang Yang, Charles Chen, Wesley Lin, Harry Chuang, Ming-Hsin Li, Jeng-Long Huang
-
Patent number: 6864124Abstract: A surface of a semiconductor substrate defined with at least one fuse area and at least one bonding pad area. A conductive layer with a thickness of 12 k? and a protective layer are sequentially formed on the surface of the semiconductor substrate. Then portions of the protective layer and portions of the conductive layer in the fuse area are etched to make the thickness for the remaining conductive layer in the fuse area be approximately 5 k?. Finally a dielectric layer is formed on the surface of the semiconductor substrate, and portions of the first dielectric layer and portions of the protective layer in the bonding pad area are etched until reaching the top surface of the conductive layer.Type: GrantFiled: June 5, 2002Date of Patent: March 8, 2005Assignee: United Microelectronics Corp.Inventors: Chiu-Te Lee, Te-Yuan Wu
-
Patent number: 6849480Abstract: Packaged surface mount (SMT) chips having matched top contacts and bottom contacts are stacked. Chip features are selected to provide the desired connectivity between chip layers with a greater ease of manufacture. In one embodiment, additional spacing and routing layers are optionally provided between layers. In another, chips are differentiated by optionally providing different conductor and/or nonvolatile cell configurations. In yet another, a minority of a substrate's contacts are configured for aligning with a dielectric region of a spacing layer or substrate to create very low capacitance signal paths between stacked chips.Type: GrantFiled: October 26, 1999Date of Patent: February 1, 2005Assignee: Seagate Technology LLCInventors: Chau Chin Low, Oscar Woo, Michael R. Fabry, Terry A. Junge, Tiang Fee Yin, Choon An Aw, Jonathan E. Olson
-
Patent number: 6844608Abstract: A programmable interconnect structure and method of operating the same provides a programmable interconnection between electrical contacts. The interconnect includes material that has a reversibly programmable resistance. The material includes a molecular matrix with ionic complexes distributed through the molecular matrix. Application of an electrical field or electric current causes the molecular composite material to assume a desired resistivity (or conductivity) state. This state is retained by the molecular composite material to thus form a conductive or a non-conductive path between the electrical contacts.Type: GrantFiled: May 7, 2002Date of Patent: January 18, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Vladimir Bulovic, Aaron Mandell, Andrew Perlman
-
Patent number: 6844245Abstract: A method of forming a semiconductor device, such as a self-passivating fuse, includes patterning an opening in a dielectric to form a fuse. A seed-layer of a copper-alloy is deposited in the opening and the opening is filled with pure copper. The copper is planarized and a passivation layer is deposited. This passivation layer can be thinned over a fuse portion of the copper. The fuse portion can then be laser fused to form a crater in an area surrounding a blown copper fuse. Exposed portions of the pure copper can then be self-passivated by annealing the device.Type: GrantFiled: December 23, 2003Date of Patent: January 18, 2005Assignee: Infineon Technologies AGInventor: Hans-Joachim Barth
-
Patent number: 6841425Abstract: Methods for treating a wafer to protect a fuse box of a semiconductor chip are provided. These methods include applying an insulating coating solution onto the surface of at least one of a plurality of fuse boxes in a semiconductor chip so as to prevent moisture or impurities from seeping into the fuse box. With these methods, the degradation of the semiconductor chip can be substantially reduced by protecting the fuse box from a high-temperature and very humid atmosphere, and impurities such as particles. Thus, characteristics and reliability of the semiconductor chip can be also improved.Type: GrantFiled: October 28, 2002Date of Patent: January 11, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Il Lee, Jeong-Ho Bang, Young-Moon Lee, Hyo-Geun Chae
-
Patent number: 6838367Abstract: An improved method for forming a fuse element is disclosed. During the formation of the upper capacitor plate in a capacitor structure, metals or their alloys are simultaneously patterned as an upper capacitor plate and as a fuse.Type: GrantFiled: August 24, 2000Date of Patent: January 4, 2005Assignee: Micron Technology, Inc.Inventor: Howard E. Rhodes
-
Patent number: 6835642Abstract: A method of forming a metal fuse in a semiconductor device. In one embodiment, a specific additional mask is applied to form the metal fuse to reduce the thickness of the fuse. The method also includes forming a fuse window opening that is very shallow in the semiconductor device. The shallower opening allows for better control and removal of the remaining passivation left over the fuse during a fuse burning laser process. The thinner fuse and the thinner remaining passivation reduce the amount of laser energy required to vaporize the oxide and to cut the fuse. The location of the fuse also greatly enlarges the laser energy window that can be utilized to make laser repairs. The larger energy window results in a higher laser repair success ratio even if some deviation in the fabrication process occurs.Type: GrantFiled: December 18, 2002Date of Patent: December 28, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chao-Hsiang Yang, Chun-Ming Su
-
Patent number: 6815264Abstract: A method of producing an antifuse, comprises the steps of: depositing a layer of undoped or lightly doped polysilicon on a layer of silicon dioxide on a semiconductor wafer; doping one region of the polysilicon P+; doping another region of the polysilicon N+, leaving an undoped or lightly doped region between the P+ and N+ regions; and forming electrical connections to the P+ and N+ regions.Type: GrantFiled: November 19, 2002Date of Patent: November 9, 2004Assignee: Zarlink Semiconductor LimitedInventors: Paul Ronald Stribley, John N Ellis, Ian G Daniels
-
Publication number: 20040217439Abstract: An active fuse includes an active fuse geometry (120) that is used to form both a variable resistor (106) and a select transistor (110). In one embodiment, the active fuse geometry is formed in a portion of an active region (160) of a semiconductor substrate (140), and a select gate (124) is disposed over an end portion (123) of the active fuse geometry to form an integral select transistor (110) for use in programming the active fuse. The use of a shared active fuse geometry within the active region allows for reduced area requirements and improved sensing margins.Type: ApplicationFiled: April 29, 2003Publication date: November 4, 2004Inventors: Chi Nan Brian Li, Alexander B. Hoefler, Der-Gao Lin
-
Patent number: 6806107Abstract: A method of monitoring heat dissipation behavior of a fuse element formed in an integrated circuit structure is provided. A fuse element is fabricated in an integrated circuit structure. A plurality of resistors are formed adjacent the fuse element, wherein a resistivity of the resistors is temperature dependent. The fuse element is triggered, whereby heat is dissipated into the integrated circuit structure. A resistance change in the resistors is monitored to determine the heat dissipation behavior of the fuse element during triggering.Type: GrantFiled: May 8, 2003Date of Patent: October 19, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shien-Yang Wu
-
Patent number: 6803301Abstract: A fuse configuration for a semiconductor storage device is provided. The fuse configuration includes a first electrode formed in a dielectric layer, the first electrode having a first cross-sectional area defined by a first perimeter; a fuse element, or isolating layer, for coupling the first electrode to a second electrode; and the second electrode having a second cross-sectional area defined by a second perimeter, the first perimeter of the first electrode being larger than the second perimeter. By employing this modified capacitor layout, the fuse element, or isolating layer, will never come into contact with an edge of the first electrode, and thus eliminate a high electric field region from the fuse layout and reliability issues of the prior art fuse configurations. A method for forming the fuse configuration is also provided.Type: GrantFiled: June 19, 2002Date of Patent: October 12, 2004Assignee: Infineon Technologies Richmond, LPInventors: Ulrich Zimmerman, Allen Chu, Robert Trahan
-
Patent number: 6789238Abstract: A system and methodology for fabricating integrated circuits (ICs) on wafer die monitors at a subset of die one or more parameters that can affect the performance capabilities of associated ICs. One or more respective parameters for unmeasured die are derived based on one or more of the measured parameter. Fuses are selectively set for ICs at each die location based on parameters associated with each respective die location, thereby configuring the respective ICs accordingly.Type: GrantFiled: July 2, 2002Date of Patent: September 7, 2004Assignee: Texas Instruments IncorporatedInventors: Leland Swanson, Gregory E. Howard
-
Patent number: 6784045Abstract: The present invention provides a method for forming interconnect lines and conductors and passive devices in the fabrication of an integrated circuit. A gap is created in the patterning of a first layer. The gap is filled by a dielectric material so that an encapsulated conduit is formed in the gap. The encapsulated conduit is filled with a conductor by chemical vapor deposition processes or other deposition processes, the filling facilitated by forming via holes to intersect the conduit, and then filling the via holes. The conductor filled conduit can be used as a resistor, fuse, inductor, or capacitor.Type: GrantFiled: August 22, 2003Date of Patent: August 31, 2004Assignee: LSI Logic CorporationInventors: David T. Price, Jayashree Kalpathy-Cramer
-
Patent number: 6780711Abstract: A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.Type: GrantFiled: September 23, 2002Date of Patent: August 24, 2004Assignee: Matrix Semiconductor, INCInventors: Mark G. Johnson, Thomas H. Lee, Vivek Subramanian, Paul Michael Farmwald
-
Patent number: 6774456Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.Type: GrantFiled: December 10, 2001Date of Patent: August 10, 2004Assignee: Infineon Technologies AGInventors: Andreas Rusch, Jens Moeckel
-
Patent number: 6770948Abstract: An integrated fuse has regions of different doping located within a fuse neck. The integrated fuse includes a polysilicon layer and a silicide layer. The polysilicon layer includes first and second regions having different types of dopants. In one example, the first region has an N-type dopant and the second region has a P-type dopant. The polysilicon layer can also include a third region in between the first and second regions, which also has a different dopant. During a fusing event, a distribution of temperature peaks around the regions of different dopants. By locating regions of different dopants within the fuse neck, agglomeration of the silicide layer starts reliably within the fuse neck (for example, at or near the center of the fuse neck) and proceeds toward the contact regions. An improved post fuse resistance distribution and an increased minimum resistance value in the post fuse resistance distribution is realized compared to conventional polysilicon fuses.Type: GrantFiled: April 9, 2003Date of Patent: August 3, 2004Assignee: Broadcom CorporationInventors: Akira Ito, Henry Kuoshun Chen
-
Patent number: 6768150Abstract: A magnetic memory cell is disclosed. The memory cell includes first conductor and second conductors coupled to first and second electrodes of a magnetic element. A plurality of memory cells is interconnected by first and second conductors to form a memory array or block. The second conductor is coupled to the second electrode via a conductive strap having a fuse portion. The fuse portion can be blown to sever the connection between the second conductor and magnetic element, Nitride.Type: GrantFiled: April 17, 2003Date of Patent: July 27, 2004Assignee: Infineon Technologies AktiengesellschaftInventors: Kia Seng Low, Joerg Dietrich Schmid
-
Patent number: 6764953Abstract: The electronic device (1) has a layer (11) of a material comprising a first and a second element. This material has an amorphous and a crystalline state. A transition from the amorphous to the crystalline state can be effected by heating of the material to above a crystallization temperature, for example with a laser. As a result, the layer (11) has a first electrically conducting areas (21), comprising the material in the crystalline state, which are insulated from each other by the first electrically insulating area (23), comprising the material in the amorphous state. The layer (11) may be present as an interconnect layer, but also as a covering layer. Preferably, the material is aluminum-germanium. In the method of patterning a layer (11), electrically conductive areas of the layer can be strengthened by electroplating.Type: GrantFiled: November 18, 2002Date of Patent: July 20, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Jan Johannes Van Den Broek, Coen Theodorus Hubertus Fransiscus Liedenbaum, Andreas Hubertus Montree, Arjen Boogaard, Willem Reindert De Wild, Johannes Nicolaas Huiberts
-
Patent number: 6756254Abstract: An integrated circuit is formed by a method having the steps of providing a circuit substrate with a first metallized region, providing a first insulation layer covered by a silicon layer, patterning the first insulation layer and silicon layer to form a first insulation region and first silicon region, then forming a second metallized layer on the silicon region, heating the material so that the second metal layer diffuses into the silicon layer to form a metal silicide region, which is subsequently covered by a second insulating layer having a contact with an interconnect to enable contacting an antifuse formed by the metal silicide region.Type: GrantFiled: April 30, 2002Date of Patent: June 29, 2004Assignee: Infineon Technologies AGInventor: Rene Tews
-
Patent number: 6756256Abstract: A method for preventing burnt fuse pads from further electrical connection suitable before the formation of bumps on the wafer. A dielectric layer is formed over the active surface of the wafer covering the bump pads and the fuse pads of the wafer, wherein a central region of the fuse pads is burnt to form a gap which allows the material of the dielectric layer to fill up the gap. Afterwards, either a part of the dielectric layer is removed and the part of the dielectric layer covering the fuse pads remainsor a part of the dielectric layer covering the bump pads is removed. Then, an under ball metallurgy layer is formed on the bump pads of the wafer so that the material of the under ball metallurgy layer does not cover the two sides of the fuse pad at the same time, or fill into the gap. As a result, the electrical isolation still remains.Type: GrantFiled: February 20, 2003Date of Patent: June 29, 2004Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Chun-Chi Lee, Jen-Kuang Fang, Min-Lung Huang, Jau-Shoung Chen, Ching-Huei Su, Chao-Fu Weng, Yung-Chi Lee, Yu-Chen Chou, Tsung-Hua Wu, Su Tao
-
Patent number: 6756255Abstract: A complementary metal oxide semiconductor (CMOS) fabrication process. The process comprises creating a polysilicon layer having a first thickness for a transistor gate area and a second thickness for a fuse area. The first thickness is greater than the second thickness, wherein most of the polysilicon in the fuse area will react with a metal layer to form polysilicide during a rapid thermal anneal (RTA) process.Type: GrantFiled: December 10, 2001Date of Patent: June 29, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Ciby Thuruthiyil, Philip A. Fisher
-
Patent number: 6753244Abstract: A copper fuse structure and the method for fabricating the same is disclosed in this present invention. By employing an inner copper metal layer as a fuse, the copper fuse according to this invention can be easily zipped with a laser repair tool. Furthermore, the openings on a bonding pad and the fuse of the semiconductor structure can be identified with the method according to this invention. Moreover, in contrast of the fuse formed with an upper aluminum layer in the prior art, the cost of the fuse manufacturing is lower in the method according to this invention by fabricating the fuse with an inner copper layer.Type: GrantFiled: May 1, 2003Date of Patent: June 22, 2004Assignee: United Microelectronics Corp.Inventors: Der-Yuan Wu, Chiu-Te Lee
-
Patent number: 6753210Abstract: A method of forming a metal fuse comprising the following steps. A structure is provided having exposed adjacent metal structures. A patterned dielectric layer is formed over the structure. The patterned dielectric layer having via openings 2exposing at least a portion of the exposed adjacent metal structures. A metal fuse portion is formed between at least two of the adjacent metal structures without additional photolithography, etch or deposition processes. The metal fuse portion including a portion having a nominal mass and a sub-portion of the portion having a mass less than the nominal mass so that the metal fuse portion is more easily disconnected at the less massive sub-portion during programming of the metal fuse portion.Type: GrantFiled: September 17, 2002Date of Patent: June 22, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shin-Puu Jeng, Chi-Hsi Wu, Shang Y. Hou
-
Patent number: 6750129Abstract: A process for forming fusible links in an integrated circuit in which the fusible links are formed in the final metallization layer simultaneously with bonding pads. The process can be applied in the fabrication of integrated circuits that employ copper metallization and low k dielectric materials. After patterning the final metal (aluminum) layer to form the fusible links and the bonding pads, a dielectric etch stop layer is formed over the final metal layer before a passivation layer is deposited. The passivation layer is removed in areas over the fusible links and the bonding pads. The dielectric etch stop layer is removed either from above the bonding pads only, or from above both the bonding pads and the fusible links.Type: GrantFiled: November 12, 2002Date of Patent: June 15, 2004Assignee: Infineon Technologies AGInventors: Gwo-Shii Yang, Jen Kon Chen, Hsueh-Chung Chen, Hans-Joachim Barth, Chiung-Sheng Hsiung, Chih-Chien Liu, Tong-Yu Chen, Yi-hsiung Lin, Chih-Chao Yang
-
Patent number: 6746947Abstract: A structure and method of fabricating a semiconductor corrosion resistant metal fuse line including a refractory liner which can also act as a resistor is disclosed. Fabrication is accomplished using damascene process. The metal structure can be formed on a semiconductor substrate including a first portion including a first layer and a second layer, the first layer having higher resistivity than the second layer, the second layer having horizontal and vertical surfaces that are in contact with the first layer in the first portion, and a second portion coupled to the first portion, the second portion being comprised of the first layer, the first layer not being in contact with the horizontal and vertical surfaces of the second layer in the second portion. The metal structure can be used as a corrosion resistant fuse. The metal structure can also be used as a resistive element. The high voltage tolerant resistor structure allows for usage in mixed-voltage, and mixed signal and analog/digital applications.Type: GrantFiled: September 25, 2002Date of Patent: June 8, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Daniel C. Edelstein, Robert M. Geffken, William T. Motsiff, Anthony K. Stamper, Steven H. Voldman
-
Patent number: 6737345Abstract: A method of fabrication used for semiconductor integrated circuit devices to define a thin copper fuse at a top via opening, in a partial etch, dual damascene integration scheme, efficiently reducing top metal thickness in a fusible link, for the purpose of laser ablation. Some advantages of the method are: (a) avoids copper fuse contact to low dielectric material, which is subject to the thermal shock of laser ablation, (b) increases insulating material thickness over the fuse using better thickness control, and most importantly, (c) reduces the copper fuse thickness, for easy laser ablation of the copper fuse, and finally, (d) uses USG, undoped silicate glass to avoid direct contact with low dielectric constant materials.Type: GrantFiled: September 10, 2002Date of Patent: May 18, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Kang-Cheng Lin, Chin-Chiu Hsia
-
Publication number: 20040092091Abstract: A process for forming fusible links in an integrated circuit in which the fusible links are formed in the final metallization layer simultaneously with bonding pads. The process can be applied in the fabrication of integrated circuits that employ copper metallization and low k dielectric materials. After patterning the final metal (aluminum) layer to form the fusible links and the bonding pads, a dielectric etch stop layer is formed over the final metal layer before a passivation layer is deposited. The passivation layer is removed in areas over the fusible links and the bonding pads. The dielectric etch stop layer is removed either from above the bonding pads only, or from above both the bonding pads and the fusible links.Type: ApplicationFiled: November 12, 2002Publication date: May 13, 2004Inventors: Gwo-Shii Yang, Jen Kon Chen, Hsueh-Chung Chen, Hans-Joachim Barth, Chiung-Sheng Hsiung, Chih-Chien Liu, Tong-Yu Chen, Yi-hsiung Lin, Chih-Chao Yang
-
Patent number: 6734047Abstract: A method of forming a fuse structure in which passivating material over the fuse has a controlled, substantially uniform thickness that is provided after C4 metallurgy formation. A laser fuse deletion process for the fuse formed by this method is also disclosed.Type: GrantFiled: November 27, 2002Date of Patent: May 11, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, William T. Motsiff
-
Patent number: 6730982Abstract: A process of making an interconnection structure of Cu FBEOL semiconductor devices that does not rely upon Al-wirebond pads which require additional patterning steps (for Al-via to Cu, Al-pad), including: a) providing a substrate having Cu wires and Cu pads embedded therein; b) selectively depositing a first metallic passivation layer on the top copper surfaces sufficient to prevent Cu oxidation and/or Cu out diffusion; c) depositing a final passivation layer; d) employing lithography and etching of the final passivation layer to cause pad opening of the fuses by exposing the passivated Cu in the bond pad area and in the fuse area; and e) causing additional passivation of open pad and open fuse areas by selective immersion deposition of Au.Type: GrantFiled: March 30, 2001Date of Patent: May 4, 2004Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Petra Felsner, Erdem Kaltalioglu, Gerald Friese