Air Bridge Structure Patents (Class 438/619)
-
Publication number: 20090008788Abstract: A method of forming a semiconductor device. A first wiring level is formed on a top surface of a substrate. The first wiring level includes alternating layers of a first dielectric material and a second dielectric material. The layers of the first dielectric material includes at least two layers of the first dielectric material. The layers of the second dielectric material includes at least two layers of the second dielectric material. The first dielectric material includes an organic dielectric material. The second dielectric material includes an inorganic dielectric material. The substrate includes one or more dielectric materials. A first layer of the layers of the first dielectric material includes the organic dielectric material being in direct mechanical contact with the substrate. The layers of the first dielectric material and the layers of the second dielectric material are a same number of layers.Type: ApplicationFiled: August 29, 2008Publication date: January 8, 2009Inventor: Anthony K. Stamper
-
Patent number: 7462905Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate, a first floating gate formed on a main surface of the semiconductor substrate, a second floating gate formed on the main surface of the semiconductor substrate, a first control gate formed on the first floating gate, a second control gate formed on the second floating gate, an interlayer insulating film, and a gap formed in the interlayer insulating film in at least a portion located between the first and second floating gates. Accordingly, a nonvolatile semiconductor memory device for which variations in threshold voltage of a memory cell can be suppressed and an appropriate read operation can be carried out, as well as a method of manufacturing the nonvolatile semiconductor memory device are provided. Further, a capacitance formed between interconnect lines can be reduced and the drive speed can be improved.Type: GrantFiled: July 31, 2006Date of Patent: December 9, 2008Assignee: Renesas Technology Corp.Inventors: Yutaka Imai, Tatsuya Fukumura, Toshiaki Omori, Yutaka Takeshima
-
Publication number: 20080296775Abstract: In one aspect of the present invention, a semiconductor device may include a semiconductor substrate having a semiconductor element on an upper surface, a first dielectric film provided on the semiconductor substrate, a second dielectric film provided on the first dielectric film, a metal ring provided in the first dielectric film and the second dielectric film and configured to form a closed loop in a plan view, a first region surrounded by the metal ring in a plan view, a second region provided outside of the metal ring in a plan view, a plurality of via contacts provided in the first dielectric film in the first and second region, a plurality of wirings provided in the second dielectric film in the first and second region, and an air gap provided in the second dielectric film in the first region.Type: ApplicationFiled: December 6, 2007Publication date: December 4, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Noriaki Matsunaga, Yoshiaki Shimooka, Naofumi Nakamura
-
Publication number: 20080299758Abstract: A high-density N-type diffusion layer 116 formed in a separation area 115 makes it possible to reduce a collector current flowing through a parasitic NPN transistor 102. Thus, a normal CMOS process can be used to provide a driving circuit and a data line driver which make it possible to improve resistance to possible noise occurring between adjacent terminals, while controlling a chip size.Type: ApplicationFiled: June 3, 2008Publication date: December 4, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Harada, Junichi Shibata, Akira Ueki
-
Patent number: 7459389Abstract: A method of forming a semiconductor device. Depositing alternating layers of a first and a second dielectric material, wherein the first and second dielectric materials are selectively etchable at different rates. Forming a first feature within the alternating layers of dielectric material. Selectively etching the alternating layers of dielectric material to remove at least a portion of the first dielectric material in each layer having the first dielectric material and leaving the second dielectric material as essentially unetched.Type: GrantFiled: March 28, 2006Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventor: Anthony K. Stamper
-
Patent number: 7449407Abstract: An air gap structure and formation method for substantially reducing capacitance in a dual damascene based interconnect structure is disclosed. The air gap extends above, and may also additionally extend below, the damascene interconnects desired to be isolated thus minimizing fringing fields between the lines. Multiple levels of the integrated air gap structure can be fabricated to accommodate multiple metal levels.Type: GrantFiled: November 15, 2002Date of Patent: November 11, 2008Assignee: United Microelectronics CorporationInventors: Water Lur, David Lee, Kuang-Chih Wang, Ming-Sheng Yang
-
Publication number: 20080274609Abstract: An integrated circuit interconnect structure. The structure includes a substrate and a layer of transistor elements overlying the substrate. A first interlayer dielectric layer is formed overlying the layer of transistor elements. An etch stop layer is formed overlying the first interlayer dielectric layer. A contact structure including metallization is within the first interlayer dielectric layer and a metal layer is coupled to the contact structure. A passivation layer is formed overlying the metal layer. Preferably, an air gap layer is coupled between the passivation layer and the metal layer, the air gap layer allowing a portion of the metal layer to be free standing. Depending upon the embodiment, a portion of the air gap layer may be filled with silicon bearing nanoparticles, which may be oxidized at low temperatures. This oxidized layer provides mechanical support and low k dielectric characteristics. Preferably, a portion of the air gap layer is filled with a low k dielectric material as well.Type: ApplicationFiled: July 11, 2008Publication date: November 6, 2008Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Guoqing Chen
-
Publication number: 20080266787Abstract: The present invention relates to an integrated-circuit device and to a method for fabricating an integrated-circuit device with an integrated fluidic-cooling channel. The method comprises forming recesses in a dielectric layer sequence at desired lateral positions of electrical interconnect segments and at desired lateral positions of fluidic-cooling channel segments. A metal filling is deposited in the recesses of the dielectric layer sequence so as to form the electrical interconnect segments and to form a sacrificial filling in the fluidic-cooling channel segments. Afterwards, the sacrificial metal filling is selectively removed from the fluidic-cooling channel segments.Type: ApplicationFiled: December 19, 2006Publication date: October 30, 2008Inventors: Laurent Gosset, Vincent Arnal
-
Publication number: 20080258311Abstract: A semiconductor device includes a first wiring layer, a second wiring layer and a third wiring layer. The first wiring layer is formed on a semiconductor substrate. The second and the third wiring layer wiring layers are arranged in a direction intersecting with the first wiring layer on respective sides of the wiring layer. An air bridge wiring intersects the second and third wiring layers sandwiching an air layer above the first wiring layer therewith. The overall shape of the air bridge wiring has an upward convex curvature in an arch shape and the transverse sectional shape of the air bridge wiring is in the form of a downward concave curvature.Type: ApplicationFiled: April 22, 2008Publication date: October 23, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takashi ASANO
-
Patent number: 7439172Abstract: A method for manufacturing a circuit includes the step of providing a first wiring level comprising first wiring level conductors separated by a first wiring level dielectric material. A first dielectric layer with a plurality of interconnect openings and a plurality of gap openings is formed above the first wiring level. The interconnect openings and the gap openings are pinched off with a pinching dielectric material to form relatively low dielectric constant (low-k) volumes in the gap openings. Metallic conductors comprising second wiring level conductors and interconnects to the first wiring level conductors are formed at the interconnect openings while maintaining the relatively low-k volumes in the gap openings. The gap openings with the relatively low-k volumes reduce parasitic capacitance between adjacent conductor structures formed by the conductors and interconnects.Type: GrantFiled: January 16, 2007Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventors: Lawrence A. Clevenger, Matthew E. Colburn, Louis C. Hsu, Wai-Kin Li
-
Publication number: 20080227286Abstract: The invention relates to a method for manufacturing a structure of electrical interconnections of the damascene type for an integrated circuit, comprising at least one level of interconnections, consisting of electrical conductors arranged on a substrate and separated from one another by air gaps, a layer of electrically isolating material covering the level of interconnections, the method comprising steps consisting of: depositing a layer of sacrificial material on the substrate, etching the layer of sacrificial material with a pattern corresponding to the electrical conductors, depositing, on the etched layer of the layer of sacrificial material, a layer of membrane in material permeable to an attack agent capable of breaking down the sacrificial material, breaking down the sacrificial material by means of the attack agent, which is how the air gaps are formed in place of the broken down sacrificial material, forming electrical conductors in the etched track so as to obtain electrical conductors separateType: ApplicationFiled: March 11, 2008Publication date: September 18, 2008Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUEInventor: Frederic-Xavier GAILLARD
-
Patent number: 7422975Abstract: A method is provided for making an inter-level dielectric for a microelectronic device formed on a substrate. The method begins by forming first and second spacer layers over a substrate layer. The spacer layers are formed from a sacrificial dielectric material. Next, first and second dielectric layers are formed on the first and second spacer layers, respectively, such that each of the first and second dielectric layers is separated by one of the spacer layers. The first and second dielectric layers each include a first and second dielectric component. The second dielectric component is a sacrificial dielectric material. At least a portion of the second dielectric component is removed to thereby form voids in the first and second dielectric layers. At least a portion of the sacrificial dielectric material in the first and second spacer layers is also removed to thereby form voids in the first and/or second spacer layers.Type: GrantFiled: August 18, 2005Date of Patent: September 9, 2008Assignees: Sony Corporation, Sony Electronics Inc.Inventors: Takeshi Nogami, Kensaku Ida
-
Patent number: 7422940Abstract: A process for producing a layer arrangement, in which a plurality of electrically conductive structures are formed on a substrate, a first electrically insulating layer is formed on the plurality of electrically conductive structures, in such a manner than trenches are formed between mutually adjacent regions of the first electrically insulating layer, electrically insulating structures are formed in the trenches between the adjacent regions of the first electrically insulating layer, material of the first electrically insulating layer is removed, so that airgaps are formed between the electrically insulating structures and the electrically conductive structures, and a second electrically insulating layer is formed on the electrically conductive structures and on the electrically insulating structures, in such a manner that the second electrically insulating layer spans adjacent electrically conductive structures and electrically insulating structures.Type: GrantFiled: August 1, 2005Date of Patent: September 9, 2008Assignee: Infineon Technologies AGInventors: Gunther Schindler, Werner Pamler
-
Publication number: 20080182404Abstract: Methods are provided for forming a structure that includes an air gap. In one embodiment, a method is provided for forming a damascene structure comprises depositing a porous low dielectric constant layer by a method including reacting an organosilicon compound and a porogen-providing precursor, depositing a porogen-containing material, and removing at least a portion of the porogen-containing material, depositing an organic layer on the porous low dielectric constant layer by reacting the porogen-providing precursor, forming a feature definition in the organic layer and the porous low dielectric constant layer, filing the feature definition with a conductive material therein, depositing a mask layer on the organic layer and the conductive material disposed in the feature definition, forming apertures in the mask layer to expose the organic layer, removing a portion or all of the organic layer through the apertures, and forming an air gap adjacent the conductive material.Type: ApplicationFiled: January 22, 2008Publication date: July 31, 2008Inventors: ALEXANDROS T. DEMOS, Li-Qun Xia, Bok Hoen Kim, Derek R. Witty, Hichem M'Saad
-
Publication number: 20080174017Abstract: The present invention provides an interconnect structure (of the single or dual damascene type) and a method of forming the same, in which a dense (i.e., non-porous) dielectric spacer is present on the sidewalls of a dielectric material. More specifically, the inventive structure includes a dielectric material having a conductive material embedded within at least one opening in the dielectric material, wherein the conductive material is laterally spaced apart from the dielectric material by a diffusion barrier, a dense dielectric spacer and, optionally, an air gap. The presence of the dense dielectric spacer results in a hybrid interconnect structure that has improved reliability and performance as compared with existing prior art interconnect structures which do not include such dense dielectric spacers. Moreover, the inventive hybrid interconnect structure provides for better process control which leads to the potential for high volume manufacturing.Type: ApplicationFiled: January 22, 2007Publication date: July 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Thomas M. Shaw, Keith Kwong Hon Wong, Haining S. Yang
-
Publication number: 20080171432Abstract: A method for manufacturing a circuit includes the step of providing a first wiring level comprising first wiring level conductors separated by a first wiring level dielectric material. A first dielectric layer with a plurality of inter connect openings and a plurality of gap openings is formed above the first wiring level. The interconnect openings and the gap openings are pinched off with a pinching dielectric material to form relatively low dielectric constant (low-k) volumes in the gap openings. Metallic conductors comprising second wiring level conductors and interconnects to the first wiring level conductors are formed at the interconnect openings while maintaining the relatively low-k volumes in the gap openings. The gap openings with the relatively low-k volumes reduce parasitic capacitance between adjacent conductor structures formed by the conductors and interconnects.Type: ApplicationFiled: January 16, 2007Publication date: July 17, 2008Applicant: International Business Machines CorporationInventors: Lawrence A. Clevenger, Matthew E. Colburn, Louis C. Hsu, Wai-Kin Li
-
Publication number: 20080166870Abstract: Interconnect structures are fabricated by methods that comprise depositing a thin conformal passivation dielectric and/or diffusion barrier cap and/or hard mask by an atomic layer deposition or supercritical fluid based process.Type: ApplicationFiled: May 23, 2005Publication date: July 10, 2008Applicant: International Business Machines CorporationInventors: Elbert Emin Huang, Hyungjun Kim, Robert Dennis Miller, Satyanarayana Venkata Nitta, Sampath Purushothaman
-
Patent number: 7396757Abstract: An interconnect structure with improved performance and capacitance by providing air gaps inside the dielectric layer by use of a multi-phase photoresist material. The interconnect features are embedded in a dielectric layer having a columnar air gap structure in a portion of the dielectric layer surrounding the interconnect features. The interconnect features may also be embedded in a dielectric layer having two or more phases with a different dielectric constant created. The interconnect structure is compatible with current back end of line processing.Type: GrantFiled: July 11, 2006Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventor: Chih-Chao Yang
-
Patent number: 7393776Abstract: A method to form a closed air gap interconnect structure is described. A starting structure made of regions of a permanent support dielectric under the interconnect lines and surrounding interconnect vias with one or more sacrificial dielectrics present in the remaining portions of the interconnect structure, is capped with a dielectric barrier which is perforated using a stencil with a regular array of holes. The sacrificial dielectrics are then extracted through the holes in the dielectric barrier layer such that the interconnect lines are substantially surrounded by air except for the regions of the support dielectric under the lines. The holes in the cap layer are closed off by depositing a second barrier dielectric so that a closed air gap is formed. Several embodiments of this method and the resulting structures are described.Type: GrantFiled: April 17, 2006Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Matthew E Colburn, Timothy J Dalton, Elbert Huang, Anna Karecki, legal representative, Satya V Nitta, Sampath Purushothaman, Katherine L Saenger, Maheswaran Surendra, Simon M Karecki
-
Publication number: 20080142923Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a semiconductor structure having a silicon-on-insulator (SOI) substrate and a dielectric region is disclosed. The dielectric region is adjacent to the active layer of the SOI substrate and the dielectric region includes a portion of a buried oxide (BOX) layer of the SOI substrate. At least a portion of the dielectric region extends from a surface of the active layer of the SOI substrate to a depth of at least about three microns or greater below the surface of the active layer. Other embodiments are described and claimed.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Applicant: HVVi Semiconductors, Inc.Inventor: Michael Albert Tischler
-
Patent number: 7387912Abstract: A circuit assembly for fabricating an air bridge structure and a method of fabricating an integrated circuit package capable of supporting a circuit assembly including an air bridge structure. A circuit assembly comprises an electronic chip and a conductive structure embedded in a plurality of materials having a plurality of vaporization temperatures. The plurality of materials is formed on the electronic chip and the conductive structure is coupled to the electronic chip. To fabricate the circuit assembly, a support structure, including interstices, is formed on an electronic chip. The interstices of the support structure are filled with a material having a vaporization temperature that is less than the vaporization temperature of the support structure. Conductive structures are embedded in the support structure and the material, and a connective structure is mounted on the support structure. Finally, the material is removed from the interstices by heating the circuit assembly.Type: GrantFiled: August 31, 2005Date of Patent: June 17, 2008Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Publication number: 20080138977Abstract: A semiconductor device includes a plurality of wirings disposed in parallel to each other and an insulating layer covering the wirings so that a void is defined between the wirings. Each wiring includes a metal wiring layer having a first side and a second side opposed to the first side, a first barrier metal layer having a third side in contact with the first layer and a fourth layer opposed to the third layer, and a second barrier metal layer having a fifth side in contact with the second side and a sixth side opposed to the fifth side. At least a part of the void is formed so as to be located nearer to the fourth side than an interface between the first and third sides and so as to be located nearer to the sixth side than an interface between the second and fifth sides. The void has a larger sectional area than the metal wiring layer.Type: ApplicationFiled: February 14, 2008Publication date: June 12, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takaharu NISHIMURA
-
Patent number: 7385295Abstract: Methods of fabricating nano-gap electrode structures in array configurations, and the structures so produced. The fabrication method involves depositing first and second pluralities of electrodes comprising nanowires using processes such as lithography, deposition of metals, lift-off processes, and chemical etching that can be performed using conventional processing tools applicable to electronic materials processing. The gap spacing in the nano-gap electrode array is defined by the thickness of a sacrificial spacer layer that is deposited between the first and second pluralities of electrodes. The sacrificial spacer layer is removed by etching, thereby leaving a structure in which the distance between pairs of electrodes is substantially equal to the thickness of the sacrificial spacer layer. Electrode arrays with gaps measured in units of nanometers are produced. In one embodiment, the first and second pluralities of electrodes are aligned in mutually orthogonal orientations.Type: GrantFiled: May 31, 2005Date of Patent: June 10, 2008Assignees: California Institute of Technology, The United States of America as represented by the Secretary of the NavyInventors: Kyung-Ah Son, Nicholas Prokopuk
-
Publication number: 20080122106Abstract: A structure and method to produce an airgap on a substrate having a dielectric layer with a pattern transferred onto the dielectric layer and a self aligned block out mask transferred on the dielectric layer around the pattern.Type: ApplicationFiled: September 11, 2006Publication date: May 29, 2008Applicant: INTERNATIONAL BUSINESS MACHINESInventors: Satyanarayana Venkata Nitta, Sampath Purushothaman, Matthew E. Colburn, Daniel C. Edelstein, Shom Poncth
-
Publication number: 20080122031Abstract: A vertical electrical device includes a region in a substrate extending from a surface of the substrate, the region having an inner wall and an outer wall circumscribing the inner wall. An inner electrically conductive layer is disposed on the inner wall and an outer electrically conductive layer is disposed on the outer wall, with an electrically insulative material disposed between the inner and outer layers. An electrical conductor in the substrate is bounded by the inner electrically conductive layer.Type: ApplicationFiled: July 11, 2006Publication date: May 29, 2008Inventors: Jeffrey F. DeNatale, Stefan C. Lauxtermann, Per-Olov Pettersson
-
Patent number: 7371653Abstract: Provided is a metal interconnection structure of a semiconductor device, having: a lower metal layer disposed on an insulating layer formed on a semiconductor device; a contact plug disposed on the lower metal layer; a supporting layer disposed to surround the contact plug; an upper metal layer disposed on the contact plug and the supporting layer; and an air layer interposed between the lower and upper metal layers to insulate the lower metal layer from the upper metal layer.Type: GrantFiled: December 23, 2004Date of Patent: May 13, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Kwon Kim
-
Patent number: 7364964Abstract: A highly reliable semiconductor device having a ferroelectric capacitor structure by sufficiently preventing the H2 attack without damaging the function of an interlayer insulating film covering interconnections and the like to obtain a high capacitor performance. The position of a semiconductor substrate mounted on and secured to a substrate support plate in an HDP-CVD system is adjusted in the vertical direction, whereby a second HDP-CVD oxide film is deposited so that voids are formed between aluminum interconnections at lower positions than the height of the aluminum interconnections.Type: GrantFiled: May 20, 2005Date of Patent: April 29, 2008Assignee: Fujitsu LimitedInventor: Kazutoshi Izumi
-
Publication number: 20080093746Abstract: A semiconductor wafer having multi-layer metallization structures that are fabricated to include embedded interconnection structures which serve as low-resistance electroplating current paths to conduct bulk electroplating current fed to portions of a metallic seed layer at peripheral surface regions of the wafer to portions of the metallic seed layer at inner/central surface regions of the semiconductor wafer to achieve uniformity in metal plating in chip regions across the wafer.Type: ApplicationFiled: October 23, 2006Publication date: April 24, 2008Inventors: Kyoung Woo Lee, Ja Hum Ku, Ki Chul Park, Seung Man Choi
-
Patent number: 7356913Abstract: A process for making microswitches or microvalves, composed of a substrate and used for shifting between a first state of functioning and a second state of functioning by means of a bimetal-effect thermal sensor. The sensor includes a deformable element attached, at opposite ends, to the substrate so that there is a natural deflection without stress with respect to a surface of the substrate opposite it, this natural deflection determining the first state of functioning, the second state of functioning being caused by the thermal sensor which, under the influence of temperature variation, induces a deformation of the deformable element which diminishes the deflection by subjecting it to a compressive force which shifts it in a direction opposite to its natural deflection by buckling.Type: GrantFiled: September 24, 2004Date of Patent: April 15, 2008Assignee: Commissariat A l'Energie AtomiqueInventor: Yves Fouillet
-
Patent number: 7358148Abstract: An adjustable self aligned low capacitance integrated circuit air gap structure comprises a first interconnect adjacent a second interconnect on an interconnect level, spacers formed along adjacent sides of the first and second interconnects, and an air gap formed between the first and second interconnects. The air gap extends above an upper surface of at least one of the first and second interconnects and below a lower surface of at least one of the first and second interconnects, and the distance between the spacers defines the width of the air gap. The air gap is self-aligned to the adjacent sides of the first and second interconnects.Type: GrantFiled: May 5, 2006Date of Patent: April 15, 2008Assignee: International Business Machines CorporationInventors: Robert M. Geffken, William T. Motsiff
-
Patent number: 7358179Abstract: After a HEMT is formed, side walls are formed on a semiconductor substrate. Next, a sacrificial layer is formed to cover the HEMT. Next, contact holes are formed in the sacrificial layer to expose upper surfaces of source electrodes. Next, a metal interconnect line is formed by patterning a metal film formed on the entire top surface. Next, slits are formed in the metal interconnect line to partially expose an upper surface of the sacrificial layer. After the sacrificial layer is dissolved, the dissolved sacrificial layer is discharged through the slits to the outside. An air space is formed as a result of the removal of the sacrificial layer.Type: GrantFiled: December 7, 2005Date of Patent: April 15, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tetsuya Ogawa, Toshiaki Kitano, Hiroyuki Minami
-
Patent number: 7352019Abstract: A method used during the manufacture of a semiconductor device comprises providing at least first, second, and third spaced conductive structures, where the second conductive structure is interposed between the first and third conductive structures. A first dielectric is formed over these conductive structures, then a portion of the first dielectric layer is removed which forms a hole in the dielectric layer to expose the second conductive structure. Subsequently, the second conductive structure is removed to leave a void or tunnel in the dielectric layer where the second conductive structure had previously existed. Finally, a second dielectric layer is provided to fill the hole but to leave the void or tunnel in the dielectric layer subsequent to the formation of the second dielectric layer. An inventive structure resulting from the inventive method is also described.Type: GrantFiled: June 17, 2005Date of Patent: April 1, 2008Assignee: Micron Technology, Inc.Inventor: Philip J. Ireland
-
Publication number: 20080070401Abstract: A memory device and a method for fabricating the same provide a device capable of increasing or maximizing the performance of a microstructure device. The device includes: a plurality of word lines formed with a gap therebetween and extending in parallel with each other in a first direction of extension; and a bit line insulated from the plurality of word lines, intersecting the plurality of word lines and extending in a second direction of extension, a transition electrode portion of the bit line positioned in the gap and spaced apart from the plurality of word lines by a predetermined distance, the transition electrode portion of the bit line configured and arranged to be bent toward any one of the plurality of word lines in response to an electrical signal applied to at least one of the plurality of word lines.Type: ApplicationFiled: March 23, 2007Publication date: March 20, 2008Applicant: Samsung Electronics Co., Ltd.Inventor: Jin-Jun Park
-
Patent number: 7344972Abstract: The invention provides a layer of photosensitive material that may be directly patterned. The photosensitive material may then be decomposed to leave voids or air gaps in the layer. This may provide a low dielectric constant layer with reduced resistance capacitance delay characteristics.Type: GrantFiled: April 21, 2004Date of Patent: March 18, 2008Assignee: Intel CorporationInventors: Michael D. Goodner, Kevin P. O'Brien, Grant M. Kloster, Robert P. Meagley
-
Patent number: 7332406Abstract: A low-k dielectric sacrificial material is formed within a microelectronic structure covered with a layer defining an exhaust vent. At an appropriate time, the underlying sacrificial material is decomposed and exhausted away through the exhaust vent. Residue from the exhausted sacrificial material accumulates at the vent location during exhaustion until the vent is substantially occluded. As a result, an air gap is created having desirable characteristics as a dielectric.Type: GrantFiled: November 10, 2004Date of Patent: February 19, 2008Assignee: Intel CorporationInventors: Hyun-Mog Park, Grant M. Kloster
-
Patent number: 7310595Abstract: A method of determining electrical parameters of inductive elements includes a novel technique of inverting an impedance matrix representative of said inductive circuit element. The method reduces model simulation time by a factor of 3000. In one embodiment, simulation time of a device model was reduced from 1 hour to less than 3 seconds. The method is suitable for use with circuit element modeling tools, circuit simulation environments, and antenna modeling systems. The method may be applied to inductors, transformers, antennas, etc.Type: GrantFiled: June 8, 2004Date of Patent: December 18, 2007Assignee: Intersil Americas Inc.Inventors: Rex Lowther, Yiqun Lin
-
Patent number: 7309649Abstract: A method to form a closed air gap interconnect structure is described. A starting structure made of regions of a permanent support dielectric under the interconnect lines and surrounding interconnect vias with one or more sacrificial dielectrics present in the remaining portions of the interconnect structure, is capped with a dielectric barrier which is perforated using a stencil with a regular array of holes. The sacrificial dielectrics are then extracted through the holes in the dielectric barrier layer such that the interconnect lines are substantially surrounded by air except for the regions of the support dielectric under the lines. The holes in the cap layer are closed off by depositing a second barrier dielectric so that a closed air gap is formed. Several embodiments of this method and the resulting structures are described.Type: GrantFiled: April 17, 2006Date of Patent: December 18, 2007Assignee: International Business Machines CorporationInventors: Matthew E Colburn, Timothy J Dalton, Elbert Huang, Anna Karecki, legal representative, Satya V Nitta, Sampath Purushothaman, Katherine L Saenger, Maheswaran Surendra, Simon M Karecki, deceased
-
Patent number: 7307018Abstract: A method of forming a conductive line suitable for decreasing a sheet resistance of the conductive lines. The method comprises steps of providing a material layer having a conductive layer formed thereon and forming a patterned mask layer on the conductive layer. In addition, a portion of the conductive layer is removed by using the patterned mask layer as a mask and a spacer is formed on a sidewall of the patterned mask layer and the conductive layer. A portion of the conductive layer is removed until the material layer is exposed to form a conductive line, wherein the spacer and the patterned mask layer serve as a mask.Type: GrantFiled: September 27, 2005Date of Patent: December 11, 2007Assignee: Macronix International Co., Ltd.Inventors: Jui-Pin Chang, Chien-Hung Liu, Ying-Tso Chen, Shou-Wei Huang
-
Patent number: 7307011Abstract: A method (and structure) that selectively forms a dielectric chamber on an electronic device by forming a dummy structure over a semiconductor substrate, depositing a dielectric layer over the dummy structure, forming an opening through the dielectric layer to the dummy structure, and removing the dummy structure to form the dielectric chamber.Type: GrantFiled: May 16, 2005Date of Patent: December 11, 2007Assignee: International Business Machines CorporationInventors: George C. Feng, Louis L. Hsu, Rajiv V. Joshi
-
Patent number: 7301241Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a . A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: July 21, 2003Date of Patent: November 27, 2007Assignee: Fujitsu LimitedInventor: Kenichi Watanabe
-
Patent number: 7297593Abstract: A method of forming a floating gate of a flash memory device wherein a hard mask nitride film is stripped using two or more etching steps. Accordingly, a seam can be prevented when depositing a floating gate polysilicon film. Furthermore, the floating gate polysilicon film may be blanket-etched to make rounded upper edge portions of the floating gate polysilicon film. In this way, a void can be prevented when depositing a control gate polysilicon.Type: GrantFiled: May 15, 2006Date of Patent: November 20, 2007Assignee: Hynix Semiconductor Inc.Inventor: Jae Heon Kim
-
Patent number: 7295745Abstract: A method for fabricating a periodic structure having a first layer constituted by a plurality of first columnar members arrayed at first intervals, and a second layer constituted by a plurality of second columnar members arrayed at second intervals in the direction different from the long-side direction of the first columnar members, wherein the first layer and the second layer are laminated to each other, the method including the steps of: preparing the first columnar members, wherein each first columnar member has a first convex part on a surface, and the length of the first convex part in the long-side direction of the first columnar member is longer than the width of the second columnar members; and laminating the first columnar members and the second columnar members via the first convex parts.Type: GrantFiled: April 27, 2006Date of Patent: November 13, 2007Assignee: Canon Kabushiki KaishaInventor: Tatsuro Uchida
-
Patent number: 7294568Abstract: A method of forming air gaps in the interconnect structure of an integrated circuit device. The air gaps may be formed by depositing sacrificial layer over a dielectric layer and then depositing a permeable hard mask over the sacrificial layer. The sacrificial layer is subsequently removed to form air gaps. The permeable hard mask may have a thickness of less than approximately 250 nm, and internal stresses within the permeable hard mask may be controlled to prevent deformation of this layer. Other embodiments are described and claimed.Type: GrantFiled: August 20, 2004Date of Patent: November 13, 2007Assignee: Intel CorporationInventors: Michael D. Goodner, Kevin P. O'Brien, Grant M. Kloster
-
Patent number: 7285474Abstract: Air-gap insulated interconnection structures and methods of fabricating the structures, the methods including: forming a dielectric layer on a substrate; forming a capping layer on a top surface of the dielectric layer; forming a trench through the capping layer, the trench extending toward said substrate and into but not through, the dielectric layer; forming a sacrificial layer on opposing sidewalls of the trench; filling the trench with a electrical conductor; and removing a portion of the sacrificial layer from between the electrical conductor and the dielectric layer to form air-gaps.Type: GrantFiled: September 16, 2004Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Jeffrey P. Gambino, Anthony K. Stamper
-
Patent number: 7271085Abstract: A method of fabricating a semiconductor interconnect structure is disclosed. The method includes forming a first metal plug in a first opening defined by a first layer of photoresist, forming a first metal layer in a second opening defined by a second layer of photoresist, forming a second metal plug in a third opening defined by a third layer of photoresist, forming a second metal layer on the third layer of photoresist, and removing the first, second and third layers of photoresist. The first metal plug is also formed in contact with a substrate assembly. The first metal layer is also formed in contact with the first metal plug. The second metal plug is also formed in contact with the first metal layer. The second metal layer is also formed in contact with the second metal plug.Type: GrantFiled: August 15, 2003Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Kie Y. Ahn
-
Patent number: 7262135Abstract: The invention includes methods of forming layers conformally over undulating surface topographies associated with semiconductor substrates. The undulating surface topographies can first be exposed to one or more of titanium oxide, neodymium oxide, yttrium oxide, zirconium oxide and vanadium oxide to treat the surfaces, and can be subsequently exposed to a material that forms a layer conformally along the treated surfaces. The material can, for example, comprise an aluminum-containing compound and one or both of silane and silazane. The invention also includes semiconductor constructions having conformal layers formed over liners containing one or more of titanium oxide, yttrium oxide, zirconium oxide and vanadium oxide.Type: GrantFiled: September 1, 2005Date of Patent: August 28, 2007Assignee: Micron Technology, Inc.Inventor: John Smythe
-
Patent number: 7253095Abstract: An air gap structure and formation method for substantially reducing the undesired capacitance between adjacent interconnects, metal lines or other features in an integrated circuit device is disclosed. The air gap extends above, and may also additionally extend below, the interconnects desired to be isolated thus minimizing fringing fields between the lines. The integrated air gap structure and formation method can be utilized in conjunction with either damascene or conventional integrated circuit metallization schemes. Also, multiple levels of the integrated air gap structure can be fabricated to accommodate multiple metal levels while always ensuring that physical dielectric layer support is provided to the device structure underlying the interconnects.Type: GrantFiled: July 11, 2005Date of Patent: August 7, 2007Assignee: United Microelectronics CorporationInventors: Water Lur, David Lee, Kuang-Chih Wang, Ming-Sheng Yang
-
Patent number: 7238604Abstract: A thin hard mask is formed over a semiconductor substrate. The thin hard mask allows diffusion of a sacrificial material or pore-forming agent therethrough to form an underlying air gap or porous dielectric region. The thin hard mask may be a polymer or an initially porous material that may be later densified. The thin hard mask may be used to prevent etch steps used in forming an unlanded via from reaching layers below the hard mask.Type: GrantFiled: April 24, 2003Date of Patent: July 3, 2007Assignee: Intel CorporationInventors: Grant M. Kloster, Kevin P. O'Brien, David H. Gracias, Hyun-Mog Park, Vijayakumar S. Ramachandrarao
-
Patent number: 7235865Abstract: In the fabrication of integrated circuits, one specific technique for making surfaces flat is chemical-mechanical planarization. However, this technique is quite time consuming and expensive, particularly as applied to the numerous intermetal dielectric layers—the insulative layers sandwiched between layers of metal wiring—in integrated circuits. Accordingly, the inventor devised several methods for making nearly planar intermetal dielectric layers without the use of chemical-mechanical planarization and methods of modifying metal layout patterns to facilitate formation of dielectric layers with more uniform thickness. These methods of modifying metal layouts and making dielectric layers can be used in sequence to yield nearly planar intermetal dielectric layers with more uniform thickness.Type: GrantFiled: August 26, 2004Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 7235493Abstract: One embodiment of a method for forming a low-k dielectric for a semiconductor device assembly comprises forming a silicon dioxide layer, then forming a patterned masking layer such as silicon nitride on the silicon dioxide. Using the patterned nitride layer as a pattern, the silicon dioxide is etched to form a plurality of hemispherical microcavities in the silicon dioxide. Openings in the patterned nitride are filled, then another layer is formed over the silicon nitride layer using the silicon nitride as a support over the microcavities. An inventive structure resulting from the method is also described.Type: GrantFiled: October 18, 2004Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventor: Shu Qin