Diverse Conductive Layers Limited To Viahole/plug Patents (Class 438/629)
-
Patent number: 8377722Abstract: Methods for forming structures to use in atomic force probing of a conductive feature embedded in a dielectric layer and structures for use in atomic force probing. An insulator layer is formed on the dielectric layer such that the conductive feature is covered. A contact hole penetrates from a top surface of the insulator layer through the insulator layer to the conductive feature. The contact hole is at least partially filled with a conductive stud that is in electrical contact with the conductive feature and exposed at the top surface of the insulator layer so as to define a structure. A probe tip of an atomic force probe tool is landed on a portion of the structure and used to electrically characterize a device structure connected with the conductive feature.Type: GrantFiled: February 10, 2010Date of Patent: February 19, 2013Assignee: International Business Machines CorporationInventors: David Raymond Goulet, Walter Victor Lepuschenko
-
Patent number: 8372739Abstract: An interconnect structure for an integrated circuit and method of forming the interconnect structure. The method includes depositing a metallic layer containing a reactive metal in an interconnect opening formed within a dielectric material containing a dielectric reactant element, thermally reacting at least a portion of the metallic layer with at least a portion of the dielectric material to form a diffusion barrier primarily containing a compound of the reactive metal from the metallic layer and the dielectric reactant element from the dielectric material, and filling the interconnect opening with Cu metal, where the diffusion barrier surrounds the Cu metal within the opening. The reactive metal can be Co, Ru, Mo, W, or Ir, or a combination thereof. The interconnect opening can be a trench, a via, or a dual damascene opening.Type: GrantFiled: March 26, 2007Date of Patent: February 12, 2013Assignee: Tokyo Electron LimitedInventors: Tadahiro Ishizaka, Satohiko Hoshino, Kuzuhiro Hamamoto, Shigeru Mizuno, Yasushi Mizusawa
-
Patent number: 8368228Abstract: Using developed photo-resist materials as insulator materials for through-hole connections, the preferred embodiments of the present invention improve the area efficiency of electrical devices manufactured on silicon substrates. The area efficiency is further improved by opening holes from both sides of silicon substrate to form through-holes. Besides area efficiency, these methods also provide better control in parasitic impedance of through-hole connection.Type: GrantFiled: January 26, 2011Date of Patent: February 5, 2013Inventor: Jeng-Jye Shau
-
Patent number: 8362623Abstract: A first contact hole that passes through a planarizing film layered on a first interlayer insulating film, a second interlayer insulating film that covers the surface of the planarizing film and the inner surface of the first contact hole, a third interlayer insulating film layered on the second interlayer insulating film, and a second contact hole formed with a small inner diameter inside the first contact hole and passing through the first to the third interlayer insulating films are formed. Over the third interlayer insulating film and inside the second contact hole, a second conductive film electrically connected to a first conductive film is formed.Type: GrantFiled: July 27, 2009Date of Patent: January 29, 2013Assignee: Sharp Kabushiki KaishaInventors: Makoto Nakazawa, Mitsunobu Miyamoto
-
Patent number: 8349731Abstract: Embodiments of methods for forming Cu diffusion barriers for semiconductor interconnect structures are provided. The method includes oxidizing an exposed outer portion of a copper line that is disposed along a dielectric substrate to form a copper oxide layer. An oxide reducing metal is deposited onto the copper oxide layer. The copper oxide layer is reduced with at least a portion of the oxide reducing metal that oxidizes to form a metal oxide barrier layer. A dielectric cap is deposited over the metal oxide barrier layer.Type: GrantFiled: March 25, 2011Date of Patent: January 8, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventor: Errol Todd Ryan
-
Patent number: 8334203Abstract: An interconnect structure is provided which comprises a semiconductor substrate; a patterned and cured photoresist wherein the photoresist contains a low k dielectric substitutent and contains a fortification layer on its top and sidewall surfaces forming vias or trenches; and a conductive fill material in the vias or trenches. Also provided is a method for fabricating an interconnect structure which comprises depositing a photoresist onto a semiconductor substrate, wherein the photoresist contains a low k dielectric constituent; imagewise exposing the photoresist to actinic radiation; then forming a pattern of vias or trenches in the photoresist; surface fortifying the pattern of vias or trenches proving a fortification layer on the top and sidewalls of the vias or trenches; curing the pattern of vias or trenches thereby converting the photoresist into a dielectric; and filling the vias and trenches with a conductive fill material.Type: GrantFiled: June 11, 2010Date of Patent: December 18, 2012Assignee: International Business Machines CorporationInventors: Qinghuang Lin, Dirk Pfeiffer, Ratnam Sooriyakumaran
-
Patent number: 8329582Abstract: A semiconductor device comprises insulating layer including damascene patterns and formed over a semiconductor substrate, conductive line formed higher than the insulating layer within the respective damascene patterns, and interference-prevention grooves formed within the damascene patterns between sidewalls of the conductive line and the insulating layer.Type: GrantFiled: December 30, 2009Date of Patent: December 11, 2012Assignee: Hynix Semiconductor Inc.Inventor: Tae Kyung Kim
-
Patent number: 8330256Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: GrantFiled: November 17, 2009Date of Patent: December 11, 2012Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Kazumi Hara
-
Patent number: 8318546Abstract: Thermal management is provided for a device. The device may include a substrate having a mounting area on a first surface of the substrate. The device may also include first thermal vias extending from the mounting area to at least an interior of the substrate. The device may also include at least one thermal plane substantially parallel to the first surface of the substrate, the at least one thermal plane being in thermal contact with at least one of the first thermal vias. The device may also include a heat sink attachment area, and second thermal vias extending from the heat sink attachment area to the interior of the substrate, the at least one thermal plane being in thermal contact with the second thermal vias.Type: GrantFiled: April 20, 2011Date of Patent: November 27, 2012Assignee: Juniper Networks, Inc.Inventor: David J. Lima
-
Patent number: 8314025Abstract: A method of forming a semiconductor device includes forming a lower conductive pattern on a substrate, forming an insulating layer over the lower conductive pattern, forming a contact hole through the insulating layer to expose the lower conductive pattern, forming a first spacer along sides of the contact hole, and then forming a contact plug in the contact hole. The contact plug is formed so as to contact the lower conductive pattern.Type: GrantFiled: June 4, 2010Date of Patent: November 20, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Il Cho, Nam-Gun Kim, Jong-Cheol Lee
-
Patent number: 8309402Abstract: A manufacturing method of a semiconductor structure includes providing a substrate having an upper surface and a bottom surface. First openings are formed in the substrate. An oxidization process is performed to oxidize the substrate having the first openings therein to form an oxide-containing material layer, and the oxide-containing material layer has second openings therein. A conductive material is filled into the second openings to form conductive plugs. A first device layer is formed a first surface of the oxide-containing material layer, and is partially or fully electrically connected to the conductive plugs. A second device layer is formed on a second surface of the oxide-containing material layer, and is partially or fully electrically connected to the conductive plugs.Type: GrantFiled: October 10, 2011Date of Patent: November 13, 2012Assignee: Industrial Technology Research InstituteInventors: Cha-Hsin Lin, Tzu-Kun Ku
-
Patent number: 8309458Abstract: A semiconductor device comprises an electrical contact designed to reduce a contact resistance. The electrical contact has a size that varies according to a length of a region where the contact is to be formed.Type: GrantFiled: April 5, 2011Date of Patent: November 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Keun-bong Lee
-
Patent number: 8304340Abstract: A semiconductor device manufacturing method including: forming a first interlayer insulating film on a semiconductor substrate; forming a first hole in the first interlayer insulating film; forming a barrier film inside the first hole; filling a conductive material in the first hole to form a first plug; forming a second interlayer insulating film on the first interlayer insulating film; forming a second hole reaching the first plug in the second interlayer insulating film; selectively etching an upper end of the barrier film inside the second hole; and forming a second plug for connection to the first plug inside the second hole.Type: GrantFiled: June 18, 2010Date of Patent: November 6, 2012Assignee: Elpida Memory, Inc.Inventor: Mitsutaka Izawa
-
Patent number: 8293637Abstract: A method of manufacturing a semiconductor device, includes burying a conductive pattern in an insulating film made of SiOH, SiCOH or organic polymer, treating surfaces of the insulating film and the conductive pattern with plasma which includes a hydrocarbon gas as a treatment gas, and forming a diffusion barrier film, which is formed of an SiCH film, an SiCHN film, an SiCHO film or an SiCHON film, over the insulating film and the conductive pattern with performing a plasma CVD by adding an Si-containing gas to the treatment gas while increasing the addition amount gradually or in a step-by-step manner.Type: GrantFiled: April 27, 2011Date of Patent: October 23, 2012Assignee: Renesas Electronics CorporationInventor: Tatsuya Usami
-
Patent number: 8293645Abstract: A photovoltaic cell manufacturing method is disclosed. Methods include manufacturing a photovoltaic cell having a selective emitter and buried contact (electrode) structure utilizing nanoimprint technology. The methods include providing a semiconductor substrate having a first surface and a second surface opposite the first surface; forming a first doped region in the semiconductor substrate adjacent to the first surface; performing a nanoimprint process and an etching process to form a trench in the semiconductor substrate, the trench extending into the semiconductor substrate from the first surface; forming a second doped region in the semiconductor substrate within the trench, the second doped region having a greater doping concentration than the first doped region; and filling the trench with a conductive material. The nanoimprint process uses a mold to define a location of an electrode line layout.Type: GrantFiled: June 30, 2010Date of Patent: October 23, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Chiang Tu, Chun-Lang Chen
-
Patent number: 8288270Abstract: The embodiments provide a method for reducing electromigration in a circuit containing a through-silicon via (TSV) and the resulting novel structure for the TSV. A TSV is formed through a semiconductor substrate. A first end of the TSV connects to a first metallization layer on a device side of the semiconductor substrate. A second end of the TSV connects to a second metallization layer on a grind side of the semiconductor substrate. A first flat edge is created on the first end of the TSV at the intersection of the first end of the TSV and the first metallization layer. A second flat edge is created on the second end of the TSV at the intersection of the second end of the TSV and the second metallization layer. On top of the first end a metal contact grid is placed, having less than eighty percent metal coverage.Type: GrantFiled: February 15, 2012Date of Patent: October 16, 2012Assignee: International Business Machines CorporationInventors: Mukta G Farooq, John A Griesemer, Gary LaFontant, William Francis Landers, Timothy Dooling Sullivan
-
Patent number: 8288261Abstract: In a further embodiment of the present invention, a method for preparing a contact structure includes the steps of forming a conductive stack on the semiconductor substrate; forming a patterned mask on the conductive stack; forming a depression in an upper portion of the conductive stack; forming a spacer layer on the surface of the depression and the patterned mask; forming a mask block filling the depression; removing a portion of the spacer layer not covered by the mask block; and removing a portion of the conductive stack by using the mask block and the patterned mask to form the contact structure including at least one tall contact plug under the patterned mask and at least one the short contact plug under the mask block.Type: GrantFiled: April 25, 2011Date of Patent: October 16, 2012Assignee: Nanya Technology CorporationInventor: Chang Ming Wu
-
Patent number: 8283787Abstract: A semiconductor device includes a through-silicon-via arranged to couple a plurality of stacked semiconductor chips, an interconnection line coupled to the through-silicon-via at one side and arranged to couple the through-silicon-via to the semiconductor chip, an internal interconnection line disposed at the other side of the interconnection line and intersected with the interconnection line, and at least one first contact disposed to couple the internal interconnection line to the interconnection line. A region of the interconnection line in which the internal interconnection line is disposed is equally divided, and an area between the divided regions is removed.Type: GrantFiled: July 9, 2010Date of Patent: October 9, 2012Assignee: Hynix Semiconductor Inc.Inventors: Won-John Choi, Su-Hyun Kim
-
Patent number: 8278208Abstract: A semiconductor device includes a first plug formed on a semiconductor substrate and exposed on side and upper surfaces of an upper part thereof and a second plug formed on the first plug to contact the exposed side and upper surfaces of the upper part of the first plug.Type: GrantFiled: January 12, 2012Date of Patent: October 2, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 8278738Abstract: A method of producing a semiconductor device which can reliably perform conductor filling to form a through hole electrode by a simple method is provided. A method of producing a semiconductor device of the present invention includes the steps of thinning a substrate from its back side in a state in which a first supporting body is attached to the front side of the substrate, removing the first supporting body from the substrate and attaching a second supporting body having an opening to the back side of the substrate, forming a through hole communicating with the opening of the second supporting body in the substrate before or after attaching the second supporting body, forming an insulating film within the through hole, and filling a conductor into the through hole of the substrate.Type: GrantFiled: February 8, 2006Date of Patent: October 2, 2012Assignee: Sharp Kabushiki KaishaInventor: Hiroaki Nakashima
-
Patent number: 8278209Abstract: A semiconductor device and a method for manufacturing the device include connecting a second wafer to a first wafer, forming a hard mask layer on and/or over a backside of the second wafer, forming a hard mask pattern over the second layer and then forming a via hole by etching the first and the second wafers to a predetermined depth using the hard mask pattern as an etching mask.Type: GrantFiled: August 5, 2009Date of Patent: October 2, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Chung-Kyung Jung
-
Patent number: 8268684Abstract: Embodiments of the present invention generally relates to an apparatus and a method for processing semiconductor substrates. Particularly, embodiments of the present invention relates to methods and apparatus for profile modification prior to filling a structure, such as a trench or a via. One embodiment of the present invention comprises forming a sacrifice layer to pinch off a top opening of a structure by exposing the structure to an etchant. In one embodiment, the etchant is configured to remove the first material by reacting with the first material and generating a by-product, which forms the sacrifice layer.Type: GrantFiled: August 8, 2011Date of Patent: September 18, 2012Assignee: Applied Materials, Inc.Inventors: Mei Chang, Chien-Teh Kao, Xinliang Lu, Zhenbin Ge
-
Patent number: 8268710Abstract: A method for fabricating a semiconductor device includes providing a semiconductor substrate including a memory cell region and peripheral circuit regions. Gate electrodes including gate conductive patterns and capping patterns are formed on the memory cell region and the peripheral circuit regions. An interlayer dielectric covering the gate electrodes is formed. The interlayer dielectric is patterned to form first contact holes exposing the semiconductor substrate along side of the gate electrode in the memory cell region and second contact holes exposing a portion of the capping pattern in the peripheral circuit region such that a bottom surface of the second contact hole is spaced apart from a top surface of the gate conductive pattern. A first plug conductive layer is filled in the first contact holes and a second plug conductive layer is filled in the second contact holes.Type: GrantFiled: February 9, 2010Date of Patent: September 18, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Byoungho Kwon, Boun Yoon, Daeik Kim, Sung-Min Cho
-
Patent number: 8269306Abstract: A dielectric liner is formed in first and second trenches respectively in first and second portions of a substrate. A layer of material is formed overlying the dielectric liner so as to substantially concurrently substantially fill the first trench and partially fill the second trench. The layer of material is removed substantially concurrently from the first and second trenches to expose substantially all of the dielectric liner within the second trench and to form a plug of the material in the one or more first trenches. A second layer of dielectric material is formed substantially concurrently on the plug in the first trench and on the exposed portion of the dielectric liner in the second trench. The second layer of dielectric material substantially fills a portion of the first trench above the plug and the second trench.Type: GrantFiled: October 11, 2010Date of Patent: September 18, 2012Assignee: Micron Technology, Inc.Inventor: Sukesh Sandhu
-
Publication number: 20120223437Abstract: Upon forming a complex metallization system, the parasitic capacitance between metal lines of adjacent metallization layers may be reduced by providing a patterned etch stop material. In this manner, the patterning process for forming the via openings may be controlled in a highly reliable manner, while, on the other hand, the resulting overall dielectric constant of the metallization system may be reduced, thereby also significantly reducing the parasitic capacitance between stacked metal lines.Type: ApplicationFiled: March 4, 2011Publication date: September 6, 2012Applicant: GLOBALFOUNDRIES INC.Inventors: Jens Heinrich, Torsten Huisinga, Ralf Richter, Ronny Pfutzner
-
Patent number: 8252629Abstract: The present invention relates to a method for making a stackable package. The method includes the following steps: (a) providing a first carrier; (b) disposing at least one chip on the first carrier; (c) forming a molding compound so as to encapsulate the chip; (d) removing the first carrier; (e) forming a first redistribution layer and at least one first bump; (f) providing a second carrier; (g) disposing on the second carrier; (h) removing part of the chip and part of the molding compound; (i) forming a second redistribution layer; and (j) removing the second carrier. Therefore, the second redistribution layer enables the stackable package to have more flexibility to be utilized.Type: GrantFiled: August 13, 2010Date of Patent: August 28, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kuo-Chung Yee, Meng-Jen Wang
-
Patent number: 8247323Abstract: A silicide film is formed between a ferroelectric capacitor structure, which is formed by sandwiching a ferroelectric film between a lower electrode and an upper electrode, and a conductive plug (the conductive material constituting the plug is tungsten (W) for example). Here, an example is shown in which a base film of the conductive plug is the silicide film.Type: GrantFiled: April 15, 2010Date of Patent: August 21, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Hideaki Kikuchi, Kouichi Nagai
-
Patent number: 8247705Abstract: A manufacturing method of a circuit substrate includes the following steps. A dielectric layer is formed on at least one surface of a substrate. An insulating layer is formed on the dielectric layer. A portion of the insulating layer and a portion of the dielectric layer are removed, so as to form at least one blind via in the dielectric layer and the insulating layer. An electroless plating layer is formed on the sidewall of the blind via and a remaining portion of the insulating layer, wherein the binding strength between the insulating layer and the electroless plating layer is greater than that between the dielectric layer and the electroless plating layer. A patterned conductive layer is plated to cover the electroless plating layer.Type: GrantFiled: March 5, 2010Date of Patent: August 21, 2012Assignee: Unimicron Technology Corp.Inventors: Tzyy-Jang Tseng, Chang-Ming Lee, Wen-Fang Liu, Cheng-Po Yu
-
Patent number: 8247324Abstract: A method for fabricating a semiconductor device includes forming landing plugs over a substrate, forming a trench by etching the substrate between the landing plugs, forming a buried gate to partially fill the trench, forming a gap-fill layer to gap-fill an upper side of the buried gate, forming protruding portions of the landing plugs, and trimming the protruding portions of the landing plugs.Type: GrantFiled: June 30, 2010Date of Patent: August 21, 2012Assignee: Hynix Semiconductor Inc.Inventors: Jong-Han Shin, Jum-Yong Park
-
Patent number: 8241950Abstract: The method of the preferred embodiments includes the steps of providing a base having a frame portion and a center portion; building a preliminary structure coupled to the base; removing a portion of the preliminary structure to define a series of devices and a plurality of bridges; removing the center portion of the base such that the frame portion defines an open region, wherein the plurality of bridges suspend the series of devices in the open region defined by the frame; and encapsulating the series of devices. The method is preferably designed for the manufacture of semiconductor devices, and more specifically for the manufacture of encapsulated implantable electrodes. The method, however, may be alternatively used in any suitable environment and for any suitable reason.Type: GrantFiled: May 30, 2008Date of Patent: August 14, 2012Assignee: Neuronexus Technologies, Inc.Inventors: David S. Pellinen, Jamille Farraye Hetke, Daryl R. Kipke, Kc Kong, Rio J. Vetter, Mayurachat Gulari
-
Patent number: 8236681Abstract: In a formation process of a semi-global interconnect in a Cu damascene multilayer wiring structure, it is the common practice, upon formation of the damascene wiring structure, to remove an etch stop insulating film from a via bottom by dry etching and then carry out nitrogen plasma treatment to reduce carbon deposits on the surface of the via bottom. Study by the present inventors has revealed that when a sequence of successive discharging for the removal of electrostatic charge by using nitrogen plasma and transportation of the wafer is performed, a Cu hollow is generated on the via bottom at the end of the via chain coupled to a pad lead interconnect having a length not less than a threshold value.Type: GrantFiled: March 3, 2010Date of Patent: August 7, 2012Assignee: Renesas Electronics CorporationInventor: Makoto Nagano
-
Patent number: 8236683Abstract: A microelectronic structure includes a dielectric layer located over a substrate. The dielectric layer is separated from a copper containing conductor layer by an oxidation barrier layer. The microelectronic structure also includes a manganese oxide layer located aligned upon a portion of the copper containing conductor layer not adjoining the oxidation barrier layer. A method for fabricating the microelectronic structure includes sequentially forming and sequentially planarizing within an aperture within a dielectric layer an oxidation barrier layer, a manganese containing layer (or alternatively a mobile and oxidizable material layer) and finally, a planarized copper containing conductor layer (or alternatively a base material layer comprising a material less mobile and oxidizable than the mobile and oxidizable material layer) to completely fill the aperture.Type: GrantFiled: January 28, 2011Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Jeffrey Peter Gambino, Stephen Ellinwood Luce
-
Patent number: 8236682Abstract: Provided is a method of forming a contact structure. The method includes forming a conductive pattern on a substrate. An interlayer insulating layer covering the conductive pattern is formed. The interlayer insulating layer is patterned to form an opening partially exposing the conductive pattern. An oxide layer is formed on substantially the entire surface of the substrate on which the opening is formed. A reduction process is performed to reduce the oxide layer. Here, the oxide layer on a bottom region of the opening is reduced to a catalyst layer, and the oxide layer on a region other than the bottom region of the opening is reduced to a non-catalyst layer. A nano material is grown from the catalyst layer, so that a contact plug is formed in the opening.Type: GrantFiled: March 30, 2010Date of Patent: August 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Rae Byun, Suk-Ho Joo, Min-Joon Park
-
Patent number: 8227335Abstract: Noble metal may be used as a non-oxidizing diffusion barrier to prevent diffusion from copper lines. A diffusion barrier may be formed of a noble metal formed over an adhesion promoting layer or by a noble metal cap over an oxidizable diffusion barrier. The copper lines may also be covered with a noble metal.Type: GrantFiled: August 31, 2007Date of Patent: July 24, 2012Assignee: Intel CorporationInventors: Steven W. Johnston, Valery M. Dubin, Michael L. McSwiney, Peter Moon
-
Patent number: 8227889Abstract: A semiconductor device with a TSV and a shelter is provided. The semiconductor device includes a substrate, a circuit area, at least a TSV and a shelter. The circuit area and the TSV are disposed on the substrate, and the TSV penetrates through the substrate. The shelter is disposed on the substrate and at least one part thereof is between the circuit area and the TSV in order to shelter EMI between the TSV and the circuit area. The novel structure prevents the circuits in the circuit area being affected by noise caused by TSV when TSV acts as a power pin.Type: GrantFiled: December 8, 2008Date of Patent: July 24, 2012Assignee: United Microelectronics Corp.Inventor: Chien-Li Kuo
-
Patent number: 8222133Abstract: An object of the invention is to avoid an inconvenience at a connection portion formed by filling a metal film in a connecting hole, which has been opened in an insulating film, via a barrier metal film having a titanium nitride film stacked over a titanium film. A manufacturing method of a semiconductor device has the steps of: forming a thermal reaction Ti film over the bottom of a connecting hole by a thermal reaction using a TiCl4 gas; forming a plasma reaction Ti film by a plasma reaction using a TiCl4 gas; forming a nitrogen-rich TiN film over the surface of the plasma reaction Ti film by plasma treatment with H2 and plasma treatment with NH3 gases; repeatedly carrying out film formation by CVD using a WF6 gas and reduction using an SiH4 or B2H6 gas to form a tungsten nucleation film of a multilayer structure over the nitrogen-rich TiN film; and forming a blanket•tungsten film at 400° C. or less by CVD using WF6 and H2 gases.Type: GrantFiled: October 17, 2007Date of Patent: July 17, 2012Assignee: Renesas Electronics CorporationInventors: Takuya Futase, Takeshi Hayashi
-
Patent number: 8216898Abstract: Fabrication methods for electronic devices with via through holes and thin film transistor devices are presented. The fabrication method the electronic device includes providing a substrate, forming a patterned lower electrode on the substrate, and forming a photosensitive insulating layer on the substrate covering the patterned lower electrode. A patterned optical shielding layer is applied on the photosensitive insulating layer. Exposure procedure is performed curing the exposed photosensitive insulating layer. The optical shielding layer and the underlying photosensitive insulating layer are sequentially removed, thereby forming an opening. A patterned upper electrode is formed on the photosensitive insulating layer filling the opening to create a conductive via hole.Type: GrantFiled: February 18, 2009Date of Patent: July 10, 2012Assignee: Industrial Technology Research InstituteInventors: Wen-Chun Chen, Kuo-Tung Lin, Yuh-Zheng Lee, Chao-Feng Sung
-
Patent number: 8211791Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: March 5, 2003Date of Patent: July 3, 2012Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Patent number: 8209856Abstract: Embodiments of the present invention provide a printed wiring board in which solder bumps of a mounted semiconductor chip are less prone to be ruptured. The printed wiring board includes a coreless substrate which includes: a dielectric layer having a main surface and a connecting pad embedded in the dielectric layer. The connecting pad is shaped like a brimmed hat. That is, the connecting pad includes a plate portion whose diameter ?1 is about 95 ?m and a contact portion whose diameter ?c is about 75 ?m. The main surface of the contact portion is exposed at the main surface of the dielectric layer. Since diameter ?c of the contact portion is substantially the same as diameter ?2 of an under bump metal at the semiconductor chip side, even if mechanical stress is applied in a direction in which the semiconductor chip is peeled off from the coreless substrate, the stress disperses evenly to both of the connecting pad and the under bump metal, and thus rupture is less prone to occur.Type: GrantFiled: October 5, 2009Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Hiroyuki Mori, Kazushige Kawasaki
-
Patent number: 8207594Abstract: A semiconductor integrated circuit memory device includes a gate line that extends in a first direction, an active region adjacent to a first end of the gate line and that extends in a second direction, a silicide layer formed on a top surface of the active region, on a top surface of the gate line, on both sidewalls of the first end of the gate line, and on a transverse endwall of the first end of the gate line. A spacer may be formed on sidewalls of the gate line, excluding the first end of the gate line, and a contact shared by the active region may be formed on the first end of the gate line.Type: GrantFiled: February 9, 2010Date of Patent: June 26, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dong Suk Shin, Chong-Kwang Chang
-
Publication number: 20120156871Abstract: A method for forming conductive vias in a substrate of a semiconductor device component includes forming one or more holes, or apertures or cavities, in the substrate so as to extend only partially through the substrate. A barrier layer, such as an insulative layer, may be formed on surfaces of each hole. Surfaces within each hole may be coated with a seed layer, which facilitates adhesion of conductive material within each hole. Conductive material is introduced into each hole. Introduction of the conductive material may be effected by deposition or plating. Alternatively, conductive material in the form of solder may be introduced into each hole.Type: ApplicationFiled: February 24, 2012Publication date: June 21, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Nishant Sinha
-
Patent number: 8202801Abstract: A through substrate via having a low stress is provided. The through substrate via is positioned in a substrate. The through substrate via includes: an outer tube penetrating the substrate; at least one inner tube disposed within the outer tube; a dielectric layer lining on a side wall of the outer tube, and a side wall of the inner tube; a strength-enhanced material filling the inner tube; and a conductive layer filling the outer tube.Type: GrantFiled: February 21, 2012Date of Patent: June 19, 2012Assignee: Nanya Technology Corp.Inventor: Shian-Jyh Lin
-
Patent number: 8202798Abstract: An integrated circuit comprising one or more dielectric layers the or each dielectric layer being provided with one or more interconnects wherein the interconnect comprises metallic atoms moving from a first region of the interconnect to a second region of the interconnect when a current flows, characterized in that the interconnect comprises a donor zone in the first region of the interconnect for providing metallic atoms in order to compensate for movement of atoms from the first region and a receptor zone at the second region of the interconnect for receiving metallic atoms in order to compensate for movement of atoms to the second region.Type: GrantFiled: September 20, 2007Date of Patent: June 19, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Greg Braeckelmann, Hisao Kawasaki, Marius Orlowski, Emmanuel Petitprez
-
Patent number: 8193092Abstract: Semiconductor devices and methods of manufacturing semiconductor devices. One example of a method of fabricating a semiconductor device comprises forming a conductive feature extending through a semiconductor substrate such that the conductive feature has a first end and a second end opposite the first end, and wherein the second end projects outwardly from a surface of the substrate. The method can further include forming a dielectric layer over the surface of the substrate and the second end of the conductive feature such that the dielectric layer has an original thickness. The method can also include removing a portion of the dielectric layer to an intermediate depth less than the original thickness such that at least a portion of the second end of the conductive feature is exposed.Type: GrantFiled: July 31, 2007Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventor: David S. Pratt
-
Patent number: 8193093Abstract: A die to die bonding system and method includes an upper die having a front side, a back side, and a fully filled thru silicon via, a portion of the fully filled thru silicon via protruding from the back side of the upper die. A lower die includes a front side, a back side, and a partially filled thru silicon via formed to define a via opening exposed to the front side of the die, a portion of the partially filled thru silicon via protruding from the back side of the lower die. An interconnect bonds an outer surface of the protruding portion of the upper die thru silicon via with an inner surface of via opening in the lower die.Type: GrantFiled: May 18, 2011Date of Patent: June 5, 2012Assignee: Texas Instruments IncorporatedInventor: Satyendra Singh Chauhan
-
Patent number: 8187968Abstract: Presented are methods of fabricating three-dimensional integrated circuits that include post-contact back end of line through-hole via integration for the three-dimensional integrated circuits. Another aspect of the present invention includes three-dimensional integrated circuits fabricated according to methods of the present invention.Type: GrantFiled: November 5, 2009Date of Patent: May 29, 2012Assignee: Lam Research CorporationInventors: John Boyd, Fritz Redeker, Yezdi Dordi, Hyungsuk Alexander Yoon, Shijian Li
-
Patent number: 8183160Abstract: A method for manufacturing a semiconductor device includes providing a patterned hard-mask layer. The hard-mask layer is provided on an exposed surface of one or more layers to be patterned of a semiconductor intermediate product. The hard-mask layer covers the exposed surface in covered areas of the one or more layers to be patterned and does not cover the exposed surface in bared areas of the one or more layers to be patterned. One or more recesses are formed in the layers to be patterned by at least partially removing the layers to be patterned in the bared areas. The hard-mask layer is ten removed. After removing the hard-mask layer the recess is filled with a filling material.Type: GrantFiled: October 9, 2007Date of Patent: May 22, 2012Assignees: Freescale Semiconductor, Inc., ST Microelectronics (Crolles 2) SASInventors: Anissa Lagha, Robert Fox, Lucile Broussous, Didier Levy
-
Patent number: 8183150Abstract: The present invention provides semiconductor device formed by an in situ plasma reducing process to reduce oxides or other contaminants, using a compound of nitrogen and hydrogen, typically ammonia, at relatively low temperatures prior to depositing a subsequent layer thereon. The adhesion characteristics of the layers are improved and oxygen presence is reduced compared to the typical physical sputter cleaning process of an oxide layer. This process may be particularly useful for the complex requirements of a dual damascene structure, especially with copper applications.Type: GrantFiled: October 24, 2008Date of Patent: May 22, 2012Assignee: Applied Materials, Inc.Inventors: Judy H. Huang, Christopher Dennis Bencher, Sudha Rathi, Christopher S. Ngai, Bok Hoen Kim
-
Patent number: 8183147Abstract: A method of fabricating a semiconductor device includes: forming a semiconductor chip portion having an electrode on a main surface of a wafer; forming a first resist pattern having a first opening on the electrode; filling the first opening with a first electrically conductive material, thereby forming an electrically conductive post; removing the first resist pattern after said forming of the electrically conductive post; forming an interlayer dielectric film having a second opening positioned on the electrically conductive post; and forming an electrically conductive redistribution layer extending from an upper surface of the electrically conductive post over an upper surface of the interlayer dielectric film.Type: GrantFiled: February 14, 2011Date of Patent: May 22, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Osamu Koike
-
Patent number: 8178977Abstract: When a through-hole electrode and a rear-surface wire are formed on a rear surface of a chip, a convex portion is formed on the rear surface of the chip due to a rear-surface wiring pad which is a part of the through-hole electrode and the rear-surface wire. This causes the air leakage when the chip is sucked, and therefore, the reduction of the sucking force of the chip occurs. A concave portion is formed in advance in a region where a rear-surface wiring pad and a rear-surface wire are formed. The rear-surface wiring pad and the rear-surface wire are provided inside the concave portion. Thus, a flatness of the rear surface of the chip is ensured by a convex portion caused by thicknesses of the rear-surface wiring pad and the rear-surface wire, so that the reduction of the sucking force does not occur when the chip is handled.Type: GrantFiled: June 12, 2009Date of Patent: May 15, 2012Assignee: Renesas Electronics CorporationInventors: Michihiro Kawashita, Yasuhiro Yoshimura, Naotaka Tanaka, Takahiro Naito, Takashi Akazawa