Selective Deposition Patents (Class 438/641)
-
Patent number: 6245674Abstract: A method of forming a metal silicide comprising contact over a substrate includes forming an opening in an insulative material to a substrate region with which electrical connection is desired. The opening has insulative sidewalls. The insulative sidewalls within the opening are coated with an electrically conductive material. The coating less than completely fills the opening. An example process is to deposit an elemental metal or metal alloy layer, and then nitridize it. Preferably, the substrate region comprises silicon which reacts with the metal layer during deposition to form a silicide of the metal(s). A preferred deposition comprised forming a plasma from source gases comprising TiCl4 and H2. A metal silicide layer is then substantially chemical vapor deposited on the conductive coating and over the substrate region relative to any exposed insulative material to fill remaining volume of the opening with the metal silicide.Type: GrantFiled: March 1, 1999Date of Patent: June 12, 2001Assignee: Micron Technology, Inc.Inventor: Gurtej S. Sandhu
-
Publication number: 20010000632Abstract: Semiconductor device and method for manufacturing the same prevent the spread of a tungsten film out of an opening portion of a contact hole when the tungsten is grown in the contact hole and avoid inferior wiring shape and inter-wiring shirt-circuit. After a titanium/titanium nitride film is formed along an inner surface of the contact hole, a photo-resist film is applied. Then, the photo-resist film is etched away until a distance from an upper end of the contact hole to the surface of photo-resist film is not smaller than one-half of a width of the contact hole when the titanium/titanium nitride film is formed. After the titanium/titanium nitride film is etched by using the photo-resist as a mask, the photo-resist film is removed and a tungsten layer is selectively grown by using the titanium/titanium nitride film as a seed.Type: ApplicationFiled: December 22, 2000Publication date: May 3, 2001Inventor: Shunichi Yoshizawa
-
Patent number: 6211085Abstract: A method for forming a Wolfram plug within a dual Damascene structure that can make copper interconnect at the first level metal thereby providing a first level metal copper contact. The method of the present invention eliminates Prior Art problems experienced in forming metal contacts for narrow and deep dual Damascene structures and allows the simultaneous formation of metal contacts for shallow and deep contact holes within dual Damascene structures. At the bottom of the conventional trench and hole of the Damascene structure, a wolfram film is selectively grown on the silicide. Barriers are formed on top of the wolfram and on the uncovered sides of the hole after which copper is deposited in the remainder of the hole. The top surface of the structure obtained in this manner is planarized using copper CVD technology.Type: GrantFiled: February 18, 1999Date of Patent: April 3, 2001Assignee: Taiwan Semiconductor CompanyInventor: Chung-Shi Liu
-
Patent number: 6171952Abstract: A method for forming a metallization layer (30). A first layer (14) is formed outwardly from a semiconductor substrate (10). Contact vias (16) are formed through the first layer (14) to the semiconductor substrate (10). A second layer (20) is formed outwardly from the first layer (14). Portions of the second layer (20) are selectively removed such that the remaining portion of the second layer (20) defines the layout of the metallization layer (30) and the contact vias (16). The first and second layers (14) and (20) are electroplated by applying a bi-polar modulated voltage having a positive duty cycle and a negative duty cycle to the layers in a solution containing metal ions. The voltage and surface potentials are selected such that the metal ions are deposited on the remaining portions of the second layer (20). Further, metal ions deposited on the first layer (14) during a positive duty cycle are removed from the first layer (14) during a negative duty cycle.Type: GrantFiled: March 2, 2000Date of Patent: January 9, 2001Assignee: Micron Technology, Inc.Inventors: Gurtej Sandhu Sandhu, Chris Chang Yu
-
Patent number: 6100200Abstract: The present invention is a method related to the deposition of a metallization layer in a trench in a semiconductor substrate. The focus of the invention is to sequentially perform heated deposition and etch unit processes to provide a good conformal film of metal on the inner surfaces of a via or trench. The deposition and etch steps can also be performed simultaneously.Type: GrantFiled: December 21, 1998Date of Patent: August 8, 2000Assignee: Advanced Technology Materials, Inc.Inventors: Peter C. Van Buskirk, Michael W. Russell, Daniel J. Vestyck, Scott R. Summerfelt, Theodore S. Moise
-
Patent number: 6080656Abstract: A method for forming a copper structure with reduced dishing, using a self-aligned copper electroplating process. The process begins by providing a semiconductor structure having a dielectric layer thereover, wherein the dielectric layer has a trench therein. A barrier layer is formed over the dielectric layer, a seed layer is formed on the barrier layer, and an insulating layer is formed on the seed layer. The insulating layer is patterned so as to expose the seed layer on the bottom and sidewalls of the trench, preferably using the trench photo mask. A copper layer is selectively electroplated onto the exposed seed layer on the bottom and sidewalls of the trench, while the insulating layer prevents copper deposition outside of the trench. The copper layer, the insulating layer, and the seed layer are planarized, stopping at the dielectric layer. Because of the self-aligned copper geometry, the copper suffers reduced dishing.Type: GrantFiled: September 1, 1999Date of Patent: June 27, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tsu Shih, Ying-Ho Chen, Jih-Churng Twu, Syun-Ming Jang
-
Patent number: 6066553Abstract: A semiconductor processing method of forming an electrically conductive interconnect line having an electrical conductive covering predominately coextensive therewith, includes, a) providing an conductive interconnect line over a first electrically insulating material, the line having a top and sidewalls; b) selectively depositing a second electrically insulating material layer over the interconnect line and the first insulating material in a manner which deposits a greater thickness of the second insulating material atop the interconnect line than a thickness of the second insulating material over the first insulating material; c) anisotropically etching the second insulating material layer inwardly to at least the first insulating material yet leaving second insulating material over the top and the sidewalls of the interconnect line; and d) providing an electrically conductive layer over the anisotropically etched second insulating layer to form a conductive layer which is predominately coextensive with theType: GrantFiled: June 12, 1997Date of Patent: May 23, 2000Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Ravi Iyer
-
Patent number: 6043152Abstract: Two approaches are proposed for forming an inter-metal dielectric layer with improved metal damage characteristics. This is of utmost importance for sub-quarter micron feature sizes, where thin metal lines are particularly susceptible to damage and where the HDP-CVD processes, which are used because of their excellent gap filling characteristics, are apt to cause metal damage. In approach one, a partially processed semiconductor wafer is provided containing a blanket layer of metal. A blanket dielectric layer is deposited. This layer could, for example, be silicone oxide, silicon nitride or silicone oxynitride; and the deposition process could be APCVD, LPCVD, 03-TEOS CVD or PECVD. The layer thickness could be in the range from about 0.01 microns to about 0.2 microns. Patterning and etching the blanket metal layer and protective dielectric layer results in the desired metal structure, except with a dielectric cap. The HDP-CVD insulating layer can now be deposited without concern for metal damage.Type: GrantFiled: May 14, 1999Date of Patent: March 28, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Weng Chang, Syun-Ming Jang
-
Patent number: 6013575Abstract: The present invention provides a method of selectively depositing a metal film in an opening of an insulating layer formed on a semiconductor substrate, the opening exposing a surface of at least one of a metal layer, a semiconductor layer, and a semiconductor substrate, the method including the steps of exposing a surface of insulating layer and the substrate surface to a gas plasma which consists of at least one of an inert gas and hydrogen, exposing the insulating layer to a gas containing halogen atoms other than fluorine atoms, and selectively depositing a metal film in the opening of the insulating layer.Type: GrantFiled: July 3, 1996Date of Patent: January 11, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Hitoshi Itoh
-
Patent number: 6010955Abstract: An etch-less process for forming an electrical connection is disclosed. A resist pattern is formed on a substrate. An insulating layer is formed on the substrate, but not on the resist pattern. The resist pattern is then removed to form an opening in the insulating layer and a conductive layer is formed in the opening. Multiple insulating layers and multiple resist patterns may be used.Type: GrantFiled: September 23, 1996Date of Patent: January 4, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Koji Hashimoto
-
Patent number: 6001420Abstract: The present invention is a method for semi-selectively depositing a material on a substrate by chemical vapor deposition to form continuous, void-free contact holes or vias in sub-half micron applications. An insulating layer is preferentially deposited on the field of a substrate to delay or inhibit nucleation of metal on the field. A CVD metal is then deposited onto the substrate and grows selectively in the contact hole or via where a barrier layer serves as a nucleation layer. The process is preferably carried out in a multi-chamber system that includes both PVD and CVD processing chambers so that once the substrate is introduced into a vacuum environment, the filling of contact holes and vias occurs without the formation of an oxide layer on a patterned substrate.Type: GrantFiled: September 23, 1996Date of Patent: December 14, 1999Assignee: Applied Materials, Inc.Inventors: Roderick Craig Mosely, Liang-Yuh Chen, Ted Guo
-
Patent number: 5985752Abstract: A self-aligned via structure and its method of manufacture comprising the steps of providing a semiconductor substrate, and then sequentially forming a conductive layer and a dielectric layer over the substrate. Next, a hollow cavity is etched out in the dielectric layer. Then, a photolithographic process is performed by coating a photoresist layer over the dielectric layer and the cavity, followed by creating a pattern of desired conductive lines so that portions of the photoresist layer overlaps with the cavity. Subsequently, using the photoresist layer as a mask, the dielectric layer and the conductive layer are etched to form a multiple of conductive lines. Thereafter, a selective liquid phase deposition is performed to deposit an oxide layer over the substrate in regions outside the photoresist-occupied regions. Finally, the photoresist layer is removed to form the via structure of this invention in the oxide layer.Type: GrantFiled: December 15, 1997Date of Patent: November 16, 1999Assignee: Winbond Electronics Corp.Inventor: Ming-Lun Chang
-
Patent number: 5972192Abstract: High aspect ratio openings in excess of 3, such as trenches, via holes or contact holes, in a dielectric layer are voidlessly filled employing a pulse or forward-reverse pulse electroplating technique to deposit copper or a copper-base alloy. A leveling agent is incorporated in the electroplating composition to ensure that the opening is filled substantially sequentially from the bottom upwardly.Type: GrantFiled: July 23, 1997Date of Patent: October 26, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Valery Dubin, Chiu Ting, Robin W. Cheung
-
Patent number: 5969409Abstract: A wafer planarization process which utilizes combined high density plasma chemical vapor deposition (HDP-CVD) process and chemical mechanical polishing (CMP) process is disclosed. This process includes the steps of (a) forming a first HDP-CVD layer on the surface of a semiconductor wafer using a first HDP-CVD composition having a higher etching/depositing component ratio and thus a lower CMP removal rate; (b) forming a second HDP-CVD layer on the first HDP-CVD layer using the same HDP-CVD process but with a second HDP-CVD composition having a highest etching/depositing component ratio and thus the lowest CMP removal rate; (c) forming a third HDP-CVD layer on the second HDP-CVD layer using the same HDP-CVD process but with a third HDP-CVD composition having a low etching/depositing component ratio and thus a high CMP removal rate; and (d) using a chemical mechanical process to remove at least a part of the third HDP-CVD layer using the second HDP-CVD layer as a stopper.Type: GrantFiled: February 12, 1999Date of Patent: October 19, 1999Assignee: Winbond Electronics CorpInventor: Chi-Fa Lin
-
Patent number: 5956585Abstract: A method of manufacturing a semiconductor cell comprises a step of anisotropically dry etching a polysilicon layer to form a polysilicon gate wherein an etching stop is formed on a buried contact region before the anisotropically dry etching step, the etching stop is preferably formed by salicide technology of titanium silicide.Type: GrantFiled: February 19, 1997Date of Patent: September 21, 1999Assignee: Winbond Electronics CorporationInventor: Wen-Ying Wen
-
Patent number: 5930669Abstract: The present relates to a method of fabricating wiring structures which contain a continuous, single crystalline conductive material extending through the structure. This is achieved in the present invention by utilizing an open-bottomed via liner structure.Type: GrantFiled: April 3, 1997Date of Patent: July 27, 1999Assignee: International Business Machines CorporationInventor: Cyprian E. Uzoh
-
Patent number: 5904557Abstract: A method for forming a multilevel interconnection of a semiconductor device of the present invention includes the steps of forming a first wiring layer by depositing a metallic film containing aluminum on an insulating film of a substrate and patterning the metallic film, forming an interlayer insulating film on the entire surface of the substrate to cover the wiring layer from the upper side, forming a connection hole reaching to the first wiring layer at a predetermined position of the interlayer insulating film, selectively depositing aluminum onto an interior of the connection hole at a volume fraction of 100% or more by CVD to fill the interior of the connection hole, flattening the entire upper surface of the interlayer insulating film including the connection hole filled with aluminum by a polishing process, washing the entire surface flattened by the polishing process, and depositing the metallic film containing aluminum at a predetermined position of the upper surface of the flattened and washed inteType: GrantFiled: February 4, 1997Date of Patent: May 18, 1999Assignee: Tokyo Electron LimitedInventors: Takayuki Komiya, Yumiko Kawano
-
Patent number: 5897368Abstract: A method includes applying a first seed layer extending over a horizontal surface and via sidewalls of a dielectric material and exposed underlying contact metallization; removing at least some of the first seed layer from the contact metallization and the horizontal surface while leaving a sufficient amount of the first seed layer on the sidewalls as a catalyst for subsequent application of a third seed layer; sputtering a second seed layer over the contact metallization and the horizontal surface; using an electroless solution to react with the first seed layer and apply the third seed layer over the sidewalls; and electroplating an electroplated layer over the second and third seed layers.Type: GrantFiled: November 10, 1997Date of Patent: April 27, 1999Assignee: General Electric CompanyInventors: Herbert Stanley Cole, Jr., Wolfgang Daum
-
Patent number: 5895261Abstract: A local area interconnect structure comprising one or more electrically conductive interconnects formed from electrically conductive metal compounds is described and a process for forming same. Electrically conductive metal compounds are selectively deposited in one or more trenches which were previously formed in an insulation layer in a configuration conforming to the desired pattern of the electrically conductive interconnects. A seed layer is first selectively formed on surfaces of the trenches and the electrically conductive metal compound is then selectively deposited over the seed layer in the trench, but not on the exposed surfaces of the insulation layer.Type: GrantFiled: June 12, 1997Date of Patent: April 20, 1999Assignee: LSI Logic CorporationInventors: Richard Schinella, Mahesh K. Sanganeria
-
Patent number: 5891804Abstract: This is a method of forming a conductor 26 on an interlevel dielectric layer 12 which is over an electronic microcircuit substrate 10, and the structure produced thereby. The method utilizes: forming an intralevel dielectric layer 14 over the interlevel dielectric layer 12; forming a conductor groove in the intralevel dielectric layer 14 exposing a portion of the interlevel dielectric layer 12; anisotropically depositing a selective deposition initiator 24 onto the intralevel dielectric layer 14 and onto the exposed portion of the interlevel dielectric layer 14; and selectively depositing conductor metal 26 to fill the groove to at least half-full. The selective deposition initiator 24 may selected from the group consisting of tungsten, titanium, paladium, platinum, copper, aluminum, and combinations thereof. In one embodiment, the selective deposition initiator 24 is paladium, and the selectively deposited conductor metal 26 is principally copper.Type: GrantFiled: April 14, 1997Date of Patent: April 6, 1999Assignee: Texas Instruments IncorporatedInventors: Robert H. Havemann, Richard A. Stoltz
-
Patent number: 5837604Abstract: A method for forming an interconnect of a semiconductor device including the steps of: sequentially forming an interlevel insulating layer and auxiliary layer on a substrate supporting a lower conductive line; doping impurity ions into the auxiliary layer, and selectively removing the auxiliary layer and interlevel insulating layer to thereby form a contact hole sufficient to the lower conductive line; and depositing and growing a conductive material in the contact hole and on the auxiliary layer to thereby form an upper conductive line.Type: GrantFiled: August 16, 1996Date of Patent: November 17, 1998Assignee: LG Semicon Co., Ltd.Inventor: Young Kwon Jun
-
Patent number: 5834367Abstract: In a method of manufacturing a semiconductor device having a multilayer wiring structure, it has at least two underlying layers having different etching conditions. Firstly, the native oxide film formed on one of the underlying layers, or a barrier metal layer, is etched out under etching conditions suitable for the barrier metal layer. Then, the surface of the barrier metal layer is capped with a plugging material having etching conditions similar to or substantially the same as those of the other one of the underlying layers, or a lower wiring layer. Subsequently, the native oxide film and the etching by-product formed on the lower wiring layer are etched out under etching conditions suitable for the lower wiring layer. Thereafter, contact holes for the two underlying layers are buried with a conductive substance to establish electric connection with their respective upper conductive layers.Type: GrantFiled: April 12, 1996Date of Patent: November 10, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Mari Otsuka, Kenichi Otsuka
-
Patent number: 5776829Abstract: The present invention provides a novel method for forming multilevel interconnections in a semiconductor device. A silicon oxide film is formed on a semiconductor substrate. A first photo-resist film pattern is formed on the first silicon oxide film. The surface of the silicon oxide film covered with the photo-resist film pattern is exposed to a super-saturated hydrosilicofluoric acid solution to selectively deposit a first fluoro-containing silicon oxide film on the silicon oxide film by use of the first photo-resist film pattern as a mask. The first photo-resist film pattern is removed, thereby resulting in first grooves in the fluoro-containing silicon oxide film. First interconnections are formed within the first grooves. An inter-layer insulator is formed on an entire surface of the device and then subjected to a dry etching and a photolithography to form via holes in the inter-layer insulator. Conductive films are selectively formed in the via holes.Type: GrantFiled: November 22, 1995Date of Patent: July 7, 1998Assignee: NEC CorporationInventors: Tetsuya Homma, Makoto Sekine
-
Patent number: 5763324Abstract: The uniformity in buried condition of conductors in contact holes is enhanced over the entire wafer surface. A first resist is coated on a conductor provided selectively in a contact hole formed in an insulating film provided on a semiconductor substrate, as well as on the insulating film, and a resultant structure is flattened. The first resist and the conductor are removed with their portions being left. A second resist is coated on the conductor and insulating film and a resultant structure is flattened. The second resist and the conductor are removed until the insulating film is exposed.Type: GrantFiled: August 29, 1996Date of Patent: June 9, 1998Assignee: Kabushiki Kaisha ToshibaInventor: Syoji Nogami
-
Patent number: 5665644Abstract: A semiconductor processing method of forming an electrically conductive interconnect line having an electrical conductive covering predominately coextensive therewith, includes, a) providing an conductive interconnect line over a first electrically insulating material, the line having a top and sidewalls; b) selectively depositing a second electrically insulating material layer over the interconnect line and the first insulating material in a manner which deposits a greater thickness of the second insulating material atop the interconnect line than a thickness of the second insulating material over the first insulating material; c) anisotropically etching the second insulating material layer inwardly to at least the first insulating material yet leaving second insulating material over the top and the sidewalls of the interconnect line; and d) providing an electrically conductive layer over the anisotropically etched second insulating layer to form a conductive layer which is predominately coextensive with theType: GrantFiled: November 3, 1995Date of Patent: September 9, 1997Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Ravi Iyer
-
Patent number: 5662788Abstract: A method for forming a metallization layer (30). A first layer (14) is formed outwardly from a semiconductor substrate (10). Contact vias (16) are formed through the first layer (14) to the semiconductor substrate (10). A second layer (20) is formed outwardly from the first layer (14). Portions of the second layer (20) are selectively removed such that the remaining portion of the second layer (20) defines the layout of the metallization layer (30) and the contact vias (16). The first and second layers (14) and (20) are electroplated by applying a bi-polar modulated voltage having a positive duty cycle and a negative duty cycle to the layers in a solution containing metal ions. The voltage and surface potentials are selected such that the metal ions are deposited on the remaining portions of the second layer (20). Further, metal ions deposited on the first layer (14) during a positive duty cycle are removed from the first layer (14) during a negative duty cycle.Type: GrantFiled: June 3, 1996Date of Patent: September 2, 1997Assignee: Micron Technology, Inc.Inventors: Gurtej Sandhu Sandhu, Chris Chang Yu
-
Patent number: 5654245Abstract: The invention provides a method and structure in which a nucleating species [54] is implanted through apertures [52] of a metal-phobic layer [40] into a support layer [17] and copper or a like metal is selectively grown at the implant site or sites. The implant support layer [17] is preferably composed of a material which inhibits diffusion therethrough of the copper or other like grown metal.Type: GrantFiled: March 23, 1993Date of Patent: August 5, 1997Assignees: Sharp Microelectronics Technology, Inc., Sharp Kabushiki KaishaInventor: Gregory Lee Allen
-
Patent number: 5654237Abstract: A method of manufacturing a semiconductor device includes the steps of forming a first insulating layer having a hole on a substrate, selectively forming a conductive layer in the hole, selectively forming a second insulating layer on the first insulating layer, patterning the second insulating layer, and forming an interconnection layer in an opening portion of the second insulating layer formed by patterning so as to be electrically connected to the conductive layer.Type: GrantFiled: June 7, 1995Date of Patent: August 5, 1997Assignee: Kabushiki Kaisha ToshibaInventors: Kyoichi Suguro, Haruo Okano
-
Patent number: 5633201Abstract: A method for forming tungsten (or aluminum) plugs in contact holes of an ultra highly integrated semiconductor device is disclosed. The method comprises the steps of: applying an etch process to a first insulating layer covering an active region and a field oxide film of a substrate and to a second insulating layer to form a first deep contact hole on the active region by use of a first photosensitive pattern, said first photosensitive pattern being formed on said second insulating film atop said first insulating film; depositing tungsten (or aluminum) on said active region of said first contact hole by use of a selective metal deposition reactor to form a first tungsten (or aluminum) plug filling said first contact hole completely; treating the upper surface of said first tungsten (or aluminum) plug chemically with a mixture of BCl.sub.3, Cl.sub.Type: GrantFiled: October 3, 1995Date of Patent: May 27, 1997Assignee: Hyundai Electronics Industries, Co., Ltd.Inventor: Kyeong K. Choi
-
Patent number: 5629240Abstract: Switching noise at integrated circuit V.sub.DD and V.sub.SS metal traces is reduced by minimizing lead inductance in on-chip bypass capacitors. For each on-chip bypass capacitor, a pair of V.sub.DD -carrying and V.sub.SS -carrying metal traces is formed, these traces having regions spaced-apart laterally a distance .DELTA.X corresponding to lateral separation of the bypass capacitor connecting pads. For each bypass capacitor, column-shaped openings, spaced-apart distance .DELTA.X, are formed through the passivation and inter-metal oxide layers, as needed. These openings expose and access regions of the pair of spaced-apart metal traces carrying V.sub.SS and V.sub.DD. These openings, which may be formed after the IC has been fabricated, preferably are formed using focussed ion beam technology ("FIB"). Alternatively, these openings may be formed using masking and etching steps. The column-shaped openings are then made into conductive columnar elements, preferably using FIB deposition of tungsten or platinum.Type: GrantFiled: June 5, 1995Date of Patent: May 13, 1997Assignee: Sun Microsystems, Inc.Inventors: Deviprasad Malladi, Shahid S. Ansari, Eric Bogatin
-
Patent number: 5620925Abstract: A method of manufacturing a semiconductor device comprising the steps of forming an insulating layer on a first conductive layer deposited on a semiconductor substrate, treating the surface of the insulating layer and the exposed surface of the first conductive layer with a gas plasma containing halogen atoms, and depositing selectively a conductive material by vapor growth on the exposed surface of the first conductive layer so as to form a second conductive layer. The gas plasma containing halogen atoms can be formed by introducing a gas containing halogen atoms into the treatment chamber housing the sample, and applying high frequency power. The gas plasma containing halogen atoms can be formed by introducing a gas containing halogen atoms into the treatment chamber to adsorb the halogen atoms on the inner wall of the chamber, and applying high frequency power.Type: GrantFiled: October 21, 1994Date of Patent: April 15, 1997Assignee: Kabushiki Kaisha ToshibaInventors: Rempei Nakata, Hitoshi Itoh, Takashi Endo, Tohru Watanabe
-
Patent number: 5618756Abstract: A method for selectively depositing WSi.sub.x is described. Semiconductor device structures are provided in and on a semiconductor substrate wherein WSi.sub.x is to be deposited overlying a first portion of the substrate and wherein WSi.sub.x is not to be deposited overlying a second portion of the substrate. A layer of organic material is provided over the surface of the substrate overlying the second portion of the substrate. A layer of WSi.sub.x is deposited over the surface of the substrate wherein the WSi.sub.x is deposited overlying the first portion of the substrate and wherein the presence of the organic material layer prevents the WSi.sub.x from depositing overlying the second portion of the substrate completing the selective WSi.sub.x deposition in the fabrication of an integrated circuit device.Type: GrantFiled: April 29, 1996Date of Patent: April 8, 1997Assignee: Chartered Semiconductor Manufacturing Pte Ltd.Inventors: Peter Chew, Chuck Jang
-
Patent number: RE36663Abstract: In an improved selection tungsten metallization system, a plurality of orifices (20) are cut into a first level dielectric layer (18). A nucleation layer (52), preferably Ti-W alloy, is then formed in each orifice (20) and on the outer surface of the first dielectric layer (18) in a second-level metallization pattern. A second dielectric layer (30) is deposited over the first dielectric layer (18) and the nucleation layer (52), and a reverse second level metallization pattern is used to etch slots (58) back down to the nucleation layers (52) and into orifices (20). Thereafter, tungsten is deposited by selective CVD to fill the first level orifices (20) and the second level slots (58) until the upper surfaces (62) of the tungsten conductors (60) are substantially coplanar with the upper surface (38) of the second dielectric layer (30).Type: GrantFiled: June 7, 1995Date of Patent: April 18, 2000Assignee: Texas Instruments IncorporatedInventors: Gregory C. Smith, Thomas D. Bonifield