Forming Silicide Patents (Class 438/664)
-
Publication number: 20020098688Abstract: A semiconductor device having a self-aligned contact hole is formed by providing a side wall oxide film on a gate electrode, covering the gate electrode and the side wall oxide film by an oxide film and further covering the oxide film by a nitride film, wherein the oxide film is formed by a plasma CVD process with a reduced plasma power such that the H2O content in the oxide film is less than about 2.4 wt %.Type: ApplicationFiled: March 20, 1998Publication date: July 25, 2002Inventors: KOUSUKE SUZUKI, KATSUYUKI KARAKAWA
-
Patent number: 6420264Abstract: A method of forming a silicide region (80) on a Si substrate (10) in the manufacturing of semiconductor integrated devices, a method of forming a semiconductor device (MISFET), and a device having suicide regions formed by the present method. The method of forming a suicide region involves forming a silicide region (80) in the (crystalline) Si substrate having an upper surface (12) and a lower surface (14). The method comprises the steps of first forming an amorphous doped region (40) in the Si substrate at or near the upper surface, to a predetermined depth (d). This results in the formation of an amorphous-crystalline interface (I) between the amorphous doped region and the crystalline Si substrate. The next step is forming a metal layer (60) atop the Si substrate upper surface, in contact with the amorphous doped region. The next step involves performing backside irradiation with a first radiation beam (66).Type: GrantFiled: June 28, 2001Date of Patent: July 16, 2002Assignee: Ultratech Stepper, Inc.Inventors: Somit Talwar, Yun Wang
-
Patent number: 6420280Abstract: A method and system for providing a semiconductor device is disclosed. The method and system include depositing an antireflective coating (ARC) layer having antireflective properties. The method and system also include depositing a capping layer on the ARC layer. The capping layer reduces a susceptibility of the ARC layer to removal while allowing the ARC layer to substantially retain the antireflective properties.Type: GrantFiled: April 3, 2001Date of Patent: July 16, 2002Assignee: Advanced Micro Devices, Inc.Inventor: Marina V. Plat
-
Patent number: 6420282Abstract: A method for passivating copper, aluminum, or other refractory metal films using ammonia-free silicon nitride and structures produced by the method. A thin film transistor for use in a liquid crystal display and a method of constructing the same, wherein the transistor has a gate, a source and a drain, and a gate insulator between the gate and an active silicon layer. The improvement is a layer of the ammonia-free silicon nitride deposited between the copper,aluminum, or other refractory metal gate and the gate insulator. Further,. the gate is copper, aluminum, or another refractory metal and is deposited directly on the substrate. The layer of ammonia-free silicon nitride is also deposited on portions of the substrate adjacent the gate and the gate line extending therefrom. The layer is made in a plasma-enhanced chemical vapor deposition process wherein the gas mixture comprises one part silane to 135 parts nitrogen to 100 parts helium and 100 parts hydrogen.Type: GrantFiled: September 8, 2000Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: John Batey, Peter M. Fryer, Jun Hyung Souk
-
Patent number: 6413861Abstract: A memory array region and a periphery circuit region are defined on a silicon substrate of a semiconductor wafer. A plurality of gates is formed on the silicon substrate in both the memory array region and the periphery circuit region. A barrier layer and a dielectric layer are formed, respectively, on the semiconductor wafer. Therein, the barrier layer covers the gates and the barrier layer fills a space between two gates. Following that, the dielectric layer atop each gate is removed and the dielectric layer remaining in the space between two gates is aligned to the surface of the gates. A photoresist layer is formed to cover the memory array region followed by an etching process to remove the dielectric layer and the barrier layer down to the surface of the silicon substrate. The photoresist layer and the barrier layer atop the gate in the memory array region are removed. Finally, a salicide process is performed.Type: GrantFiled: April 18, 2001Date of Patent: July 2, 2002Assignee: Macronix International Co. Ltd.Inventors: Chong-Jen Huang, Hsin-Huei Chen, Chih-Hao Wang, Kuang-Wen Liu
-
Patent number: 6410428Abstract: A method of forming a non-oxidized WSix layer on a semiconductor wafer, including the following steps. A semiconductor wafer having a silicon substrate is provided within a CVD tool. A WSix layer is formed over the silicon substrate. An SiN layer is formed upon the WSix layer in absence of O2; whereby the WSix layer is non-oxidized.Type: GrantFiled: October 3, 2000Date of Patent: June 25, 2002Assignee: ProMos Technologies, Inc.Inventors: Wen-Hou Chiang, Cheng-Sung Huang
-
Patent number: 6410420Abstract: Silicide interfaces for integrated circuits, thin film devices, and backend integrated circuit testing devices are formed using a barrier layer, such as titanium nitride, disposed over a porous, thin dielectric layer which is disposed between a silicon-containing substrate and a silicidable material which is deposited to form the silicide interfaces for such devices. The barrier layer prevents the formation of a silicide material within imperfections or voids which form passages through the thin dielectric layer when the device is subjected to a high temperature anneal to form the silicide contact from the reaction of the silicidable material and the silicon-containing substrate.Type: GrantFiled: February 28, 2001Date of Patent: June 25, 2002Assignee: Micron Technology, Inc.Inventors: Salman Akram, Y. Jeff Hu
-
Patent number: 6410430Abstract: A process of fabricating a CMOS device having an enhanced ultra-shallow junction in which substantially no transient enhanced diffusion of dopant occurs is provided. Specifically, the CMOS device having the aforementioned properties is formed by implanting a dopant into a surface of a Si-containing substrate so as to form a doped region therein; forming a metal layer on the Si-containing substrate; and heating the metal layer so as to convert the metal layer into a metal silicide layer while simultaneously activating the doped region, whereby vacancies created by this heating step combine with interstitials created in step (a) so as to substantially eliminate any transient diffusion of the dopant in said Si-containing substrate.Type: GrantFiled: July 12, 2000Date of Patent: June 25, 2002Assignee: International Business Machines CorporationInventors: Kam Leung Lee, Ronnen Andrew Roy
-
Patent number: 6410429Abstract: A method for forming a void-free epitaxial cobalt silicide (CoSi2) layer on an ultra-shallow source/drain junction. A patterned silicon structure is cleaned using HF. A first titanium layer, a cobalt layer, and a second titanium layer are successively formed on the patterned silicon substrate. The patterned silicon substrate is annealed at a temperature of between about 550° C. and 580° C. in a nitrogen ambient at atmospheric pressure; whereby the cobalt migrates downward and reacts with the silicon structure to form a CoSi2/CoSi layer, and the first titanium layer migrates upward and the first titanium layer and the second titanium layer react with the nitrigen ambient to form TiN. The TiN and unreacted cobalt are removed. The silicon structure is annealed at a temperature of between about 825° C. and 875° C. to convert the CoSi2/CoSi layer to a CoSi2 layer. The CoSi2 layer can optionally be implanted with impurity ions which are subsequently diffused to form ultra-shallow junctions.Type: GrantFiled: March 1, 2001Date of Patent: June 25, 2002Assignee: Chartered Semiconductor Manufacturing Inc.Inventors: Chaw Sing Ho, Kheng Chok Tee, Kin Leong Pey, G. Karunasiri, Soo Jin Chua, Kong Hean Lee, Alex Kalhung See
-
Patent number: 6410427Abstract: A method for use in the fabrication of semiconductor devices includes forming a layer of nitridated cobalt on a surface including silicon. A film cap including titanium is formed over the layer of cobalt and a thermal treatment is performed to form cobalt silicide from the layer of cobalt and the silicon. Further, a layer of cobalt or nickel may be formed over a titanium film on a surface including silicon. The titanium film is formed in an atmosphere including at least one of nitrogen and oxygen and a thermal treatment is performed for reversal and silicidation of the titanium film and the layer of cobalt or nickel to form cobalt silicide or cobalt nickel. The methods may be used for silicidation of a contact area, in forming a polycide line, or in use for other metal silicidation applications.Type: GrantFiled: January 25, 2000Date of Patent: June 25, 2002Assignee: Micron Technology, Inc.Inventor: Jeff Hu
-
Patent number: 6406743Abstract: The present invention provides a method of manufacturing a nickel-silicide technology for polysilicon interconnects. Nickel 40 is deposited on polysilicon 30 using a electroless process. Using a rapid thermal anneal process, Ni 40 is transformed to NiSi at about 600° C. without any agglomeration. The method comprises forming a polysilicon layer 30 over a substrate 10. The surface 34 of the polysilicon layer is activated. Nickel 40 is selectively electroless deposited onto the surface of the polysilicon layer forming a Nickel layer over the polysilicon layer. The Ni layer 40 is rapidly thermally annealed forming a Nickel silicide layer 36 over the polysilicon layer 30. The rapid thermal anneal is performed at a temperature of about 600° C. for a time of about 40 sec. The Nickel silicide layer 36 preferably comprises NiSi 36B with a low resistivity.Type: GrantFiled: July 10, 1997Date of Patent: June 18, 2002Assignee: Industrial Technology Research InstituteInventors: Chwan-Ying Lee, Tzuen-Hsi Huang
-
Patent number: 6406998Abstract: Disclosed is a method using the implantation of ionized titanium for the formation of an electrical contact having a metal silicide diffusion barrier. The electrical contact is created by the steps of etching a contact opening over an active region on an in-process integrated circuit wafer, implanting metal ions into the contact opening, and annealing the contact opening to form a titanium silicide layer at the bottom of the contact opening adjacent to the underlying active region. In a further step, a titanium nitride layer is formed on the surface of the contact opening above the metal silicide layer, and the remainder of the contact opening is then filled by depositing tungsten into the contact opening. The method is especially useful for forming contacts having a high aspect ratio and for forming self-aligned contacts as it is capable of forming a uniform silicide layer at the bottom of a narrow contact opening.Type: GrantFiled: February 5, 1996Date of Patent: June 18, 2002Assignee: Micron Technology, Inc.Inventors: Kirk D. Prall, Gurtej S. Sandhu
-
Publication number: 20020072232Abstract: A method of forming a crystalline phase material includes, a) providing a stress inducing material within or operatively adjacent a crystalline material of a first crystalline phase; and b) annealing the crystalline material of the first crystalline phase under conditions effective to transform it to a second crystalline phase. The stress inducing material preferably induces compressive stress within the first crystalline phase during the anneal to the second crystalline phase to lower the required activation energy to produce a more dense second crystalline phase. Example compressive stress inducing layers include SiO2 and Si3N4, while example stress inducing materials for providing into layers are Ge, W and Co. Where the compressive stress inducing material is provided on the same side of a wafer over which the crystalline phase material is provided, it is provided to have a thermal coefficient of expansion which is less than the first phase crystalline material.Type: ApplicationFiled: January 31, 2002Publication date: June 13, 2002Inventors: Gurtej S. Sandhu, Sujit Sharan
-
Publication number: 20020072233Abstract: A method of manufacturing a semiconductor device comprises the steps of: (a) forming a thermal oxide film on a surface of a silicon layer; (b) removing the thermal oxide film; and (c) forming a silicide film on the resulting surface of the silicon layer.Type: ApplicationFiled: September 24, 2001Publication date: June 13, 2002Inventor: Yasuhiko Sueyoshi
-
Patent number: 6403458Abstract: A process for making a local interconnect and the structures formed thereby. The process is practiced by forming a Ti layer having a nitrogen-rich upper portion over a portion of a substrate, forming a refractory metal layer on the Ti layer, forming a Si layer on the refractory metal layer, removing a portion of the Si layer, and heating to form a local interconnect structure. During this process, a source structure for the local interconnect is formed. This source structure comprises a Ti layer having a nitrogen-rich upper portion overlying a portion of a substrate, a refractory metal layer overlying the Ti layer, and a silicon layer overlying the refractory metal layer. The resulting local interconnect comprises a titanium silicide layer disposed on a portion of a substrate, a nitrogen-rich Ti layer disposed on the titanium silicide layer, and a refractory-metal silicide layer disposed on the nitrogen-rich Ti layer.Type: GrantFiled: April 3, 1998Date of Patent: June 11, 2002Assignee: Micron Technology, Inc.Inventors: Jigish D. Trivedi, Michael P. Violette
-
Publication number: 20020068429Abstract: The present invention provides methods of forming local interconnect structures for integrated circuits. A representative embodiment includes depositing a silicon source layer over a substrate having at least one topographical structure thereon. The silicon source layer preferably comprising silicon rich silicon nitride, silicon oxynitride or other silicon source having sufficient free silicon to form a silicide but not so much free silicon as to result in formation of stringers (i.e., does not comprise polysilicon). The silicon source layer is preferably deposited over an active area in the substrate and at least a portion of the topographical structure. A silicide forming material, e.g., a refractory metal, is deposited directly on selected regions of the silicon source layer and over the topographical structure. A silicide layer is made from the silicide forming material and the silicon source layer preferably by annealing the structure.Type: ApplicationFiled: December 17, 2001Publication date: June 6, 2002Applicant: Micron Technology, Inc.Inventor: Jigish D. Trivedi
-
Publication number: 20020068444Abstract: A semiconductor device and method for manufacturing the semiconductor device employing mixed metal silicide technology is disclosed. A semiconductor device is provided having a doped silicon region, such as a source/drain. A first metal layer comprising aluminum and a second metal layer comprising nickel are deposited over the semiconductor device. The device is subjected to rapid thermal annealing. The resulting device has a mixed metal silicide layer over the doped silicon region, the mixed metal silicide layer and the doped silicon region having smooth interface between them.Type: ApplicationFiled: December 6, 2000Publication date: June 6, 2002Inventors: Jacques Bertrand, George Kluth, Minh Van Ngo, Christy Mei-Chu Woo
-
Publication number: 20020068446Abstract: A method of forming a self-aligned silicide layer. A refractory metal layer is formed over a substrate having a metal-oxide-semiconductor (MOS) transistor thereon. A self-aligned silicide reaction is conducted to form a self-aligned silicide layer over the gate electrode and source/drain terminal of the transistor. Finally, the unreacted refractory metal layer and the protective layer are removed. The method also includes the formation of an additional protective layer between the refractory metal layer and the original protective layer by physical vapor deposition before conducting the self-aligned silicide reaction.Type: ApplicationFiled: December 14, 2000Publication date: June 6, 2002Inventors: Yi-Ju Wu, Yu Chung Chang, Brian Wang
-
Patent number: 6399467Abstract: A method of forming a self-aligned silicide (salicide) with a screening oxide. The method improves transistor speed by lowering the leakage current in the source and drain areas and lowering the polysilicon sheet resistance of the gate. As a result of one embodiment of the present method, a silicide is formed over the gate area which is advantageously about two to three times thicker than silicide formations over the source and drain areas.Type: GrantFiled: December 8, 2000Date of Patent: June 4, 2002Assignee: Advanced Micro DevicesInventors: Jeff Erhardt, Eric Paton
-
Patent number: 6399485Abstract: The present invention provides a semiconductor device having: at least a first diffusion layer having a first impurity concentration; at least a second diffusion layer having a first impurity concentration which is lower than the first impurity concentration, and the first and second diffusion layers being of the same conductivity type, wherein a silicide layer is formed over the first diffusion layer, while no silicide layer is formed over the second diffusion layer.Type: GrantFiled: July 28, 2000Date of Patent: June 4, 2002Assignee: NEC CorporationInventors: Keisuke Hatano, Tsuyoshi Nagata
-
Patent number: 6399487Abstract: An improved SALICIDE process is described wherein the transformation temperature to a lower resistivity suicide structure is reduced by first coating with a layer of a silicon-germanium alloy prior to the deposition of the titanium layer. Provided there is at least 40 atomic percent of germanium in the alloy a second RTA at a temperature no higher than about 650° C. may be effectively used. The resulting ternary alloy has a resistivity of about 15-20 microhm cm which corresponds to a sheet resistance of about 3-3.5 ohms per square. The ability to achieve low sheet resistance after annealing at such a low temperature becomes increasingly more important as device dimensions decrease since the second RTA becomes increasingly more likely to result in agglomeration of the silicidelayer.Type: GrantFiled: December 28, 1998Date of Patent: June 4, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jane-Bai Lai, Lih-Juan Chen, Chung-Shi Liu, Chen-Hua Yu
-
Patent number: 6387788Abstract: The present invention provides a method for fabricating an improved gate electrode of a MOSFET device. And the method for fabricating a MOSFET device having a polycide gate to which a titanium silicide is applied comprises the steps of sequentially forming a polysilicon layer on a gate insulating layer and a titanium layer in this order, forming a capping layer on the titanium layer and forming a titanium silicide layer by performing a rapid thermal process in nitrogen atmosphere.Type: GrantFiled: June 29, 1999Date of Patent: May 14, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Se Aug Jang, In Seok Yeo
-
Patent number: 6383922Abstract: A method for forming a thermally stable cobalt disilicide film in the fabrication of an integrated circuit is described. A semiconductor substrate is provided having silicon regions to be silicided. A cobalt layer is deposited overlying the silicon regions to be silicided. A capping layer is deposited overlying the cobalt layer. The substrate is subjected to a first rapid thermal anneal whereby the cobalt is transformed to cobalt monosilicide where it overlies the silicon regions and wherein the cobalt not overlying the silicon regions is unreacted. The unreacted cobalt layer and the capping layer are removed. A titanium layer is deposited overlying the cobalt monosilicide layer. Thereafter the substrate is subjected to a second rapid thermal anneal whereby the cobalt monosilicide is transformed to cobalt disilicide. The titanium layer provides titanium atoms which diffuse into the cobalt disilicide thereby increasing its thermal stability.Type: GrantFiled: June 4, 2001Date of Patent: May 7, 2002Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Bei Chao Zhang, Chung Woh Lai, Eng Hua Lim, Mei Sheng Zhou, Peter Chew, Arthur Ang
-
Patent number: 6380040Abstract: High integrity cobalt silicide contacts are formed with shallow source/drain junctions. Embodiments include depositing a layer of cobalt on a substrate above intended source/drain regions, followed by silicidation and diffusing impurities from a doped film during or after silicidation in an environment which discourages out-diffusion of the impurities to the environment. The resulting source/drain junctions are self-aligned to the cobalt silicide/silicon substrate interface, thereby preventing junction leakage while advantageously enabling forming the cobalt silicide contacts at optimum thickness to avoid parasitic series resistances. The formation of self-aligned source/drain junctions to the cobalt silicide/silicon substrate interface facilitates reliable device scaling, while the avoidance of unwanted diffusion of impurities to the environment assures adequate doping of the source/drain regions.Type: GrantFiled: August 1, 2000Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul R. Besser
-
Patent number: 6380057Abstract: Nickel salicide processing is implemented by implanting nickel into the active regions, prior to depositing Ni, to catalyze the reaction of Ni and Si during annealing to form a NiSi layer on the polysilicon gate electrodes and source/drain regions without the formation of rough interfaces between the nickel silicide layers and underlying silicon and without conductive bridging between the metal silicide layer on the gate electrode and the metal silicide layers on associated source/drain regions, particularly in the presence of silicon nitride sidewall spacers.Type: GrantFiled: February 13, 2001Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, George Jonathan Kluth, Paul R. Besser, Paul L. King
-
Patent number: 6376368Abstract: A method of forming a contact structure in a semiconductor device is provided. In this method, a semiconductor layer, an ohmic metal layer, and a barrier metal layer are formed on the surface of a semiconductor substrate on which a metal contact hole has been formed. A compound material layer having a uniform thickness is formed on the bottom, sidewalls and lower corners of the contact hole by thermally reacting the semiconductor layer with the ohmic metal layer. Accordingly, when the contact hole exposes an impurity layer and portions of an isolation layer adjacent to the impurity layer, the junction leakage current characteristics of the impurity layer and a contact resistance are improved.Type: GrantFiled: August 1, 2000Date of Patent: April 23, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Soon-moon Jung, Sun-cheol Hong, Sang-eun Lee
-
Patent number: 6376372Abstract: A silicide process using a pre-anneal amorphization implant prior to silicide anneal. A layer of titanium is deposited and reacted to form titanium silicide (32) and titanium nitride. The titanium nitride is removed and a pre-anneal amorphization implant is performed to enable increased transformation of the silicide (32) from a higher resistivity phase to a lower resistivity phase. A heavy dopant species (40) is used for the pre-anneal amorphization implant such as arsenic, antimony, or germanium. After the implant, the silicide anneal is performed to accomplish the transformation. An advantage of the invention is providing a silicide process having reduced silicide sheet resistance for narrow polysilicon lines.Type: GrantFiled: June 2, 1995Date of Patent: April 23, 2002Assignee: Texas Instruments IncorporatedInventors: Ajit Pramod Paranjpe, Pushkar Prabhakar Apte, Mehrdad M. Moslehi
-
Patent number: 6372644Abstract: Bridging between nickel silicide layers on a gate electrode and associated source/drain regions along silicon nitride sidewall spacers is prevented by hydrogen passivation of the exposed surfaces of the silicon nitride sidewall spacers. Embodiments include treating the silicon nitride sidewall spacers with a solution of HF and H2O, at a HF:H2O volume ratio of about 100:1 to about 200:1 for up to about 60 seconds at room temperature. Hydrogen passivation reduces the number of silicon dangling bonds, thereby avoiding reaction with subsequently deposited nickel and, hence, avoiding the formation of a bridging film of nickel silicide on the sidewall spacers.Type: GrantFiled: February 22, 2001Date of Patent: April 16, 2002Assignee: Advanced Micro Devices, Inc.Inventors: John C. Foster, Paul L. King
-
Patent number: 6368960Abstract: A method of forming a silicided device includes preparing a substrate by forming device areas thereon; providing structures that are located between the substrate and any silicide layers; forming a first layer of a first reactive material over the formed structures; providing insulating regions in selected portions of the structure; forming a second layer of a second reactive material over the insulating regions and the first layer of first reactive material; reacting the first and second reactive materials to form silicide layers; removing any un-reacted reactive material; forming structures that are located on the silicide layers; and metallizing the device.Type: GrantFiled: July 10, 1998Date of Patent: April 9, 2002Assignees: Sharp Laboratories of America, Inc., Sharp Kabushiki KaishaInventors: Sheng Teng Hsu, Jer-Shen Maa
-
Patent number: 6365446Abstract: A method for producing MOS type transistors with deep source/drain junctions and thin, silicided contacts with desireable interfacial and electrical properties. The devices are produced by a method that involves pre-amorphization of the gate, source and drain regions by ion-implantation, the formation of a metal layer, ion implantation through the metal layer, the formation of a capping layer and a subsequent laser anneal.Type: GrantFiled: July 3, 2000Date of Patent: April 2, 2002Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Yung Fu Chong, Kin Leong Pey, Alex See
-
Patent number: 6365516Abstract: Various methods of fabricating a silicide structure are provided. In one aspect, a method of fabricating a circuit structure on a silicon surface is provided that includes exposing the silicon surface to a plasma ambient containing hydrogen and an inert gas, and depositing a metallic material capable of forming silicide on the silicon surface. The metallic material is heated to form a metal silicide on the silicon surface. The method provides for low sheet resistance silicide structures by eliminating native oxide films without the risk of spacer material backsputtering.Type: GrantFiled: January 14, 2000Date of Patent: April 2, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Austin Frenkel, Akif Sultan, Paul Besser
-
Patent number: 6362095Abstract: A method of manufacturing a MOSFET semiconductor device comprises providing a gate electrode having first and second opposing sidewalls over a substrate having source/drain regions; providing a gate oxide between the gate electrode and the substrate; forming first and second sidewall spacers respectively disposed adjacent the first and second sidewalls; forming nickel silicide layers disposed on the source/drain regions and the gate electrode, and two etching steps. The nickel silicide layers are formed during a rapid thermal anneal at temperatures from about 380 to 600° C. The first etch is performed with a sulfuric peroxide mix to remove unreacted nickel, and the second etch is performed with an ammonia peroxide mix to remove nickel silicide formed over the first and second sidewall spacers.Type: GrantFiled: October 5, 2000Date of Patent: March 26, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Christy Mei-Chu Woo, George Jonathan Kluth, Jacques Bertrand
-
Publication number: 20020028577Abstract: A method of forming a crystalline phase material includes, a) providing a stress inducing material within or operatively adjacent a crystalline material of a first crystalline phase; and b) annealing the crystalline material of the first crystalline phase under conditions effective to transform it to a second crystalline phase. The stress inducing material preferably induces compressive stress within the first crystalline phase during the anneal to the second crystalline phase to lower the required activation energy to produce a more dense second crystalline phase. Example compressive stress inducing layers include SiO2 and Si3N4, while example stress inducing materials for providing into layers are Ge, W and Co. Where the compressive stress inducing material is provided on the same side of a wafer over which the crystalline phase material is provided, it is provided to have a thermal coefficient of expansion which is less than the first phase crystalline material.Type: ApplicationFiled: January 18, 1999Publication date: March 7, 2002Inventors: GURTEJ S. SANDHU, SUJIT SHARAN
-
Patent number: 6340620Abstract: A process for fabricating a capacitor in a microcircuit, and the capacitor so fabricated. A first layer of a polycrystalline semiconductor, preferably polysilicon, is deposited. A layer of a binary metallic conductor, preferably tungsten silicide, is deposited on the first layer of polycrystalline semiconductor, and is annealed in an oxidizing atmosphere to produce an oxide layer that serves as the dielectric of the capacitor. A second layer of a polycrystalline semiconductor, also preferably polysilicon, is deposited on the oxide layer. The physical properties (index of refraction, charge to breakdown, breakdown voltage) of the dielectric so created are superior to those of the prior art dielectrics.Type: GrantFiled: August 31, 1999Date of Patent: January 22, 2002Assignee: Tower Semiconductor Ltd.Inventors: Vladimir Korobov, Miriam Grossman, Sylvie Rockman
-
Publication number: 20020006716Abstract: The present invention provides a method for fabricating an improved gate electrode of a MOSFET device. And the method for fabricating a MOSFET device having a polycide gate to which a titanium silicide is applied comprises the steps of sequentially forming a polysilicon layer on a gate insulating layer and a titanium layer in this order, forming a capping layer on the titanium layer and forming a titanium silicide layer by performing a rapid thermal process in nitrogen atmosphere.Type: ApplicationFiled: June 29, 1999Publication date: January 17, 2002Inventors: SE AUG JANG, IN SEOK YEO
-
Patent number: 6335294Abstract: A method for removing a formation of oxide of titanium that is generated as a byproduct of a process that forms cobalt disilicide within an insulated-gate field effect transistor (FET). The method applies a chemical reagent to the FET at a predetermined temperature, and for a predetermined period of time, necessary for removing the formation, wherein the reagent does not chemically react with the cobalt disilicide. A reagent that accomplishes this task comprises water (H2O), ammonium hydroxide (NH4OH), and hydrogen peroxide (H2O2), wherein the NH4OH and the H2O2 each comprise approximately 4% of the total reagent volume. An effective temperature is 65° C. combined with a 3 minute period of application.Type: GrantFiled: April 22, 1999Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: David Paul Agnello, Mary Conroy Bushey, Donna K. Johnson, Jerome Brett Lasky, Peter James Lindgren, Kirk David Peterson
-
Patent number: 6333262Abstract: A method for forming silicide on a semiconductor wafer. The semiconductor wafer includes a doped silicon layer on a predetermined area of the semiconductor wafer, a metal layer positioned on the doped silicon layer, and a barrier layer covering the metal layer. A first rapid thermal processing (RTP) step is performed to make portions of the metal layer react with silicon inside the doped silicon layer so as to form a transitional silicide. The barrier layer and the portions of the metal layer that have not reacted with silicon are then removed. A dielectric layer is formed on the transitional silicide. Finally, a second rapid thermal processing (RTP) step is performed to make the transitional silicide react with portions of the doped silicon layer so as to form the silicide.Type: GrantFiled: August 11, 2000Date of Patent: December 25, 2001Assignee: United Microelectronics Corp.Inventors: Kuen-Syh Tseng, Ruoh-Haw Chang, Shu-Jen Chen
-
Publication number: 20010053601Abstract: According to a method of manufacturing a MIS semiconductor device of the present invention, a gate insulating film is formed on a silicon substrate, and a silicon thin film is deposited on the gate insulating film, whereafter a silicon film containing germanium is deposited on the silicon thin film and an amorphous silicon film is deposited on the germanium-containing silicon film. Further, heat treatment is performed to diffuse the germanium in the germanium-containing silicon film into the silicon thin film, and a metal film is deposited on the amorphous silicon film and heat treatment is performed to cause a silicidation reaction to occur with the metal film to form a silicide film. Therefore, the germanium-containing silicon film which can control gate depletion can be formed stably with a good reproducibility. Further, since the silicide film on the gate electrode is formed on the silicon film, it can be formed with a low resistance.Type: ApplicationFiled: May 8, 2001Publication date: December 20, 2001Inventor: Toru Mogami
-
Patent number: 6331486Abstract: A method of reducing contact resistance of metal silicides to a silicon-containing substrate is provided. The method includes first forming a metal germanium layer over a silicon-containing substrate. An optionally oxygen barrier layer may be formed over the metal germanium layer. Next, the structure containing the metal germanium layer is annealed at a temperature effective in converting at least a portion of the metal germanium layer into a substantially non-etchable metal silicide layer, while forming a Si-Ge interlayer between the substrate and the silicide layer. After annealing, the optional oxygen barrier layer and any remaining metal germanium layer is removed from the substrate.Type: GrantFiled: March 6, 2000Date of Patent: December 18, 2001Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy Arthur Carruthers, James McKell Edwin Harper, Christian Lavoie, Ronnen Andrew Roy, Yun Yu Wang
-
Patent number: 6329283Abstract: A method of fabricating a self-align-contact is provided. A first gate and a second gate are formed on a semiconductor substrate. A spacer is formed on the sidewalls of the first gate and the second gate, and a source/drain region is formed between the first gate and the second gate. A dielectric layer is formed on the first gate, the second gate, the source/drain region, the spacer, and the semiconductor substrate. A self-align-contact opening is formed in the dielectric layer to expose the source/drain region. A metal silicide layer is formed on the source/drain region. A first conductive layer, such as doped polysilicon, is formed on the metal silicide layer and in the self-align-contact opening. A second conductive layer is formed on the first conductive layer, and the first conductive layer and the second conductive layer are patterned.Type: GrantFiled: March 9, 2000Date of Patent: December 11, 2001Assignee: United Microelectronics Corp.Inventor: Chien-Li Kuo
-
Patent number: 6326289Abstract: An embodiment of the instant invention is a method of making a transistor having a silicided gate structure insulatively disposed over a semiconductor substrate, the method comprising the steps of: forming the gate structure over the substrate (step 102 of FIG.Type: GrantFiled: August 23, 1999Date of Patent: December 4, 2001Assignee: Texas Instruments IncorporatedInventors: Mark S. Rodder, Jorge A. Kittl
-
Patent number: 6319784Abstract: A method for simultaneously annealing a source/drain region and removing an overlying native oxide layer using a H2 anneal in the fabrication of integrated circuits is described. Semiconductor device structures are provided in and on a semiconductor substrate wherein the semiconductor device structures include gate electrodes and associated source and drain regions. A resist protective dielectric layer is deposited overlying the semiconductor device structures. The resist protective dielectric layer is etched away where it is not covered by a mask exposing a top surface of the gate electrode and a surface of the semiconductor substrate overlying the source and drain regions wherein a native oxide layer forms on the exposed surfaces. The substrate is annealed using H2 whereby the native oxide is removed and whereby the exposed surface of the semiconductor substrate is recrystallized.Type: GrantFiled: May 26, 1999Date of Patent: November 20, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Mo-Chiun Yu, Syun-Ming Jang
-
Patent number: 6316360Abstract: A contact interface having a substantially annular silicide ring along sides of a depression formed in an active surface of the semiconductor substrate, wherein the depression is formed by an etching process to form a contact opening through a dielectric layer. The contact interface is formed by depositing a layer of conductive material, such as titanium, with a high bias power IMP deposition. The conductive material is turned to a silicide by an annealing process, thereby forming the contact interface.Type: GrantFiled: September 9, 1998Date of Patent: November 13, 2001Assignee: Micron Technology, Inc.Inventors: Randle D. Burton, John H. Givens
-
Patent number: 6316357Abstract: The present invention discloses a method for forming metal silicide on an electronic structure by first depositing a metal layer on top of a silicon layer of polysilicon, single crystal silicon or amorphous silicon capable of forming a metal silicide, and then irradiating the metal layer with laser energy for a sufficient length of time such that a layer of metal silicide is formed at the metal interface with polysilicon, single crystal silicon and amorphous silicon. The unreacted metal layer on the metal silicide is then removed by a wet dipping method by selecting a suitable etchant for the metal. The present invention novel method can be applied to various metallic materials such as Ti, Co, W, Pt, Hf, Ta, Mo, Pd and Cr. The laser source utilized is a pulse Excimer laser of XeCl, ArF or XeF.Type: GrantFiled: October 8, 1997Date of Patent: November 13, 2001Assignee: Industrial Technology Research InstituteInventors: Kang-Cheng Lin, Hong-Woei Wu
-
Patent number: 6316319Abstract: A semiconductor device with shallow junctions is obtained by forming shallow source/drain extensions followed by forming a film over the gate electrode and the semiconductor substrate. The film is formed having a targeted thicknesses to facilitate gate electrode doping and source/drain formation. Ion implantation is then conducted to fully dope the gate electrode and form moderately or heavily doped source/drain implants, thereby reducing gate depletion.Type: GrantFiled: July 20, 1999Date of Patent: November 13, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Emi Ishida, Dong-Hyuk Ju
-
Patent number: 6313042Abstract: A method of cleaning a contact area of a semiconductor or metal region on a substrate of an electronic device. First, the contact area is cleaned by exposing the substrate to a plasma that includes fluorine-containing species. Second, the substrate is exposed to a second atmosphere that scavenges fluorine, preferably formed by plasma decomposition of a hydrogen-containing gas. The second atmosphere removes any fluorine residue remaining on the contact area and overcomes any need to include argon sputtering in the cleaning process. Another aspect of the invention is a method of depositing a refractory metal over a contact area of a semiconductor region on a substrate. The contact area is cleaned according to the two-step process of the preceding paragraph. Then a refractory metal is deposited over the contact area. The two-step cleaning process can reduce the electrical resistance between the refractory metal and the semiconductor region.Type: GrantFiled: September 3, 1999Date of Patent: November 6, 2001Assignee: Applied Materials, Inc.Inventors: Barney M. Cohen, Jingang Su, Kenny King-Tai Ngan, Jr-Jyan Chen
-
Patent number: 6309967Abstract: A high aspect ratio submicron VLSI contact and corresponding method of manufacture is disclosed. The contact is formed through an insulative layer, such as silicon dioxide, to an underlying active region on a substrate of silicon wafer. The contact comprises a layer of titanium germanosilicide at the bottom of the contact opening, and a layer of titanium germanide at the sides of the contact opening, with an overlying layer of titanium nitride. The contact is metallized, preferably using tungsten or aluminum. The disclosed method of manufacturing the contact comprises first etching the contact opening, then exposing the bottom of the contact opening to germane gas to clean native silicon dioxide from the bottom of the contact opening. A 50 Angstrom layer of germanium is then deposited over the contact opening. A layer of titanium is then deposited over the germanium layer in the contact opening. The deposition of titanium is preferably accomplished using a collimator having an aspect ratio lower than about 2.Type: GrantFiled: March 12, 1997Date of Patent: October 30, 2001Assignee: Micron Technology, Inc.Inventors: Jeffrey Honeycutt, Sujit Sharan
-
Patent number: 6303505Abstract: Capping layer adhesion to a Cu or Cu alloy interconnect member is enhanced by treating the exposed surface of the Cu or Cu alloy interconnect member with a hydrogen plasma to substantially reduce oxides thereon, forming a thin layer of copper silicide on the treated surface and depositing the capping layer thereon. Embodiments include electroplating or electroless plating Cu or a Cu alloy to fill a damascene opening in a dielectric layer, chemical-mechianiical polishing, hydrogen plasma treatment, reacting the treated surface with silane or dichlorosilane to form a layer of copper silicide on the treated surface and depositing a silicon nitride capping layer on the thin copper silicide layer.Type: GrantFiled: July 9, 1998Date of Patent: October 16, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Minh Van Ngo, Shekhar Pramanick, Takeshi Nogami
-
Patent number: 6303504Abstract: After a metal deposition preclean, a very thin titanium layer is deposited followed by a thick nickel layer on a semiconductor silicon substrate. The titanium and nickel are deposited sequentially in a vacuum cluster tool to prevent oxidation of titanium in air. The silicon substrate and the metal layers are subject to a relatively low temperature anneal. The annealing causes the titanium to act as a reductant to break up the residual surface oxide on the surface of the silicon substrate and allows the nickel to react with the silicon substrate to form nickel silicide.Type: GrantFiled: February 26, 1998Date of Patent: October 16, 2001Assignee: VLSI Technology, Inc.Inventor: Xi-Wei Lin
-
Patent number: 6300243Abstract: An embodiment of the present invention teaches a method used in a semiconductor fabrication process to form a memory cell in a semiconductor device comprising the steps of: subjecting a layered structure comprising a silicon gate insulating layer, a conductively doped polysilicon gate layer and a refractory metal silicide gate film to a thermal processing step; forming a sheet resistance capping layer directly on the refractory metal silicide film during at least a period of time of the thermal processing step, the sheet resistance capping layer forming a substantially uniform surface on the refractory metal silicide film; patterning and etching the layered structure to form the transistor gate; forming source and drain regions aligned to apposing sides of the transistor gate and formed into an underlying silicon substrate; and forming a storage capacitor (such as a stacked capacitor or a container cell) connecting to one of the source and drain regions.Type: GrantFiled: January 17, 2000Date of Patent: October 9, 2001Assignee: Micron Technology, Inc.Inventor: Randhir P. S. Thakur