Electroless Deposition Of Conductive Layer Patents (Class 438/678)
-
Patent number: 8373273Abstract: Methods of forming integrated circuit devices include forming an interlayer insulating layer having a trench therein, on a substrate and forming an electrical interconnect (e.g., Cu damascene interconnect) in the trench. An upper surface of the interlayer insulating layer is recessed to expose sidewalls of the electrical interconnect. An electrically insulating first capping pattern is formed on the recessed upper surface of the interlayer insulating layer and on the exposed sidewalls of the electrical interconnect, but is removed from an upper surface of the electrical interconnect. A metal diffusion barrier layer is formed on an upper surface of the electrical interconnect, however, the first capping pattern is used to block formation of the metal diffusion barrier layer on the sidewalls of the electrical interconnect. This metal diffusion barrier layer may be formed using an electroless plating technique.Type: GrantFiled: June 26, 2012Date of Patent: February 12, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeok-Sang Oh, Woo-Jin Jang, Bum-Ki Moon, Ji-Hong Choi, Minseok Oh, Tien-Jen Cheng
-
Publication number: 20130034959Abstract: An electroless plating apparatus and method designed specifically for plating at least one semiconductor wafer are disclosed. The apparatus comprises a container, a wafer holder, an electrolyte supplying unit, and an ultrasonic-vibration unit. The container is provided with at least an inlet and used for containing electrolyte. The wafer holder is provided within the container. The electrolyte supplying unit is used to supply the electrolyte into the container via the inlet. The ultrasonic-vibration unit consisting of at least one frequency ultrasonic transducer is disposed in the container for producing a uniform flow of electrolyte in the container. Thereby, the wafers can be uniformly plated, especially for wafers with fine via-holes or trench structures.Type: ApplicationFiled: August 2, 2011Publication date: February 7, 2013Inventors: Jason CHEN, Nakano Liu, Winson Shao, Wen Chu, Chang-Hwang Hua
-
Patent number: 8367463Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation sate of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: GrantFiled: May 19, 2011Date of Patent: February 5, 2013Assignee: Intermolecular, Inc.Inventors: Pragati Kumar, Sandra G. Malhotra, Sean Barstow, Tony Chiang
-
Patent number: 8361842Abstract: A method includes providing a carrier with an adhesive layer disposed thereon; and providing a die including a first surface, a second surface opposite the first surface. The die further includes a plurality of bond pads adjacent the second surface; and a dielectric layer over the plurality of bond pads. The method further includes placing the die on the adhesive layer with the first surface facing toward the adhesive layer and dielectric layer facing away from the adhesive layer; forming a molding compound to cover the die, wherein the molding compound surrounds the die; removing a portion of the molding compound directly over the die to expose the dielectric layer; and forming a redistribution line above the molding compound and electrically coupled to one of the plurality of bond pads through the dielectric layer.Type: GrantFiled: September 13, 2010Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Jing-Cheng Lin
-
Patent number: 8343866Abstract: A masking layer is formed on a dielectric region of an electronic device so that, during subsequent formation of a capping layer on electrically conductive regions the masking layer inhibits formation of capping layer material on the dielectric region. The capping layer can be formed selectively on the electrically conductive regions or non-selectively; in either case, capping layer material formed over the dielectric region can subsequently be removed, thus ensuring that capping layer material is formed only on the electrically conductive regions. Silane-based materials, such as silane-based SAMs, can be used to form the masking layer. The capping layer can be formed of an electrically conductive, a semiconductor material, or an electrically insulative material, and can be formed using any appropriate process, including conventional deposition processes such as electroless deposition, chemical vapor deposition, physical vapor deposition or atomic layer deposition.Type: GrantFiled: October 3, 2011Date of Patent: January 1, 2013Assignee: Intermolecular, Inc.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Patent number: 8338297Abstract: Selective deposition of metal over dielectric layers in a manner that minimizes of eliminates keyhole formation is provided. According to one embodiment, a dielectric target layer is formed over a substrate layer, wherein the target layer may be configured as allow conformal metal deposition, and a dielectric second layer is formed over the target layer, wherein the second layer may be configured to allow bottom-up metal deposition. An opening may then be formed in the second layer and metal may be selectively deposited over substrate layer.Type: GrantFiled: May 8, 2012Date of Patent: December 25, 2012Assignee: Micron Technology, Inc.Inventors: Paul A Morgan, Nishant Sinha
-
Publication number: 20120313153Abstract: According to one embodiment of the invention, the gate contact is formed by a selective deposition on the gate electrode. One acceptable technique for the selective deposition is by plating. Plating is one process by which a metal structure, such as a gate contact, may be formed directly on the gate electrode. The plating is carried out by immersing the semiconductor die in a plating solution with the gate electrode exposed. The gate contact is plated onto the gate electrode and thus is ensured of being fully aligned exactly to the gate electrode. After this, the appropriate dielectric layers are formed adjacent the gate contact and over the source and drain to ensure that the gate electrode is electrically isolated from other components of the transistor.Type: ApplicationFiled: June 12, 2012Publication date: December 13, 2012Applicants: INTERNATIONAL BUSINESS MACHINES, STMICROELECTRONICS, INC.Inventors: John H. ZHANG, Lawrence A. CLEVENGER, Carl J. RADENS, Yiheng XU
-
Patent number: 8329577Abstract: By introducing a metallic species into an exposed surface area of a copper region, the electromigration behavior of this surface area may be significantly enhanced. The incorporation of the metallic species may be accomplished in a highly selective manner so as to not unduly affect dielectric material positioned adjacent to the metal region, thereby essentially avoiding undue increase of leakage currents.Type: GrantFiled: January 27, 2011Date of Patent: December 11, 2012Assignee: GLOBALFOUNDRIES Inc.Inventors: Matthias Lehr, Moritz-Andreas Meyer, Eckhard Langer
-
Patent number: 8329505Abstract: Embodiments of the invention explore solution-based deposition of a cathode for an OLED structure. A typical embodiment of the invention may include a method performed according to the following steps: Glass substrates including deposited Indium Tin-Oxide (ITO) are prepared. The substrates are subjected to ultrasonic cleaning with deionized water and organic solvents. Features are etched into the ITO using high concentration HCl solution. A hole injecting layer is deposited by spin coater. The layer is annealed on a hot plate, then a polyphenylene vinylene (PPV) polymer is deposited by spin coater and annealed on a hot plate. Low work function cathode metal is then deposited in an electroless solution and annealed on a hot plate. The device is encapsulated.Type: GrantFiled: January 28, 2011Date of Patent: December 11, 2012Assignee: Lock Haven University of PennsylvaniaInventors: Marian Tzolov, Stephen Swiontek
-
Patent number: 8314027Abstract: A dry-in/dry-out system is disclosed for wafer electroless plating. The system includes an upper zone for wafer ingress/egress and drying operations. Proximity heads are provided in the upper zone to perform the drying operations. The system also includes a lower zone for electroless plating operations. The lower zone includes an electroless plating apparatus that implements a wafer submersion by fluid upwelling method. The upper and lower zones of the system are enclosed by a dual-walled chamber, wherein the inner wall is a chemically inert plastic and the outer wall is a structural metal. The system interfaces with a fluid handling system which provides the necessary chemistry supply and control for the system. The system is ambient controlled. Also, the system interfaces with an ambient controlled managed transfer module (MTM).Type: GrantFiled: October 28, 2011Date of Patent: November 20, 2012Assignee: Lam Research CorporationInventors: William Thie, John M. Boyd, Fritz C. Redeker, Yezdi Dordi, John Parks, Tiruchirapalli Arunagiri, Aleksander Owczarz, Todd Balisky, Clint Thomas, Jacob Wylie, Alan M. Schoepp
-
Patent number: 8299341Abstract: Solid and hollow cylindrical nanopillars with nanoscale diameters are provided. Also provides is a method of making such nanopillars using electron beam lithography followed by the electroplating.Type: GrantFiled: May 13, 2010Date of Patent: October 30, 2012Assignee: The California Institute of TechnologyInventors: Julia R. Greer, Michael Burek
-
Patent number: 8298621Abstract: An apparatus and system for stirring liquid inside a flow cell. In one implementation, the apparatus includes a rotatable disc configured to receive liquid at a top side of the disc and distribute the liquid substantially evenly around a periphery of the flow cell. The disc has a triangular cross sectional area. The apparatus may further include a set of fins attached to a bottom side of the disc, wherein the set of fins is configured to draw the liquid from the periphery of the flow cell into the center of the flow cell.Type: GrantFiled: October 27, 2011Date of Patent: October 30, 2012Assignee: Intermolecular, Inc.Inventor: Rajesh Kelekar
-
Patent number: 8298946Abstract: The present invention relates to a process for selectively coating certain areas of a composite surface with a conductive film, to a process for fabricating interconnects in microelectronics, and to processes and methods for fabricating integrated circuits, and more particularly to the formation of networks of metal interconnects, and also to processes and methods for fabricating microsystems and connectors.Type: GrantFiled: March 22, 2005Date of Patent: October 30, 2012Assignee: AlchimerInventors: Christophe Bureau, Sami Ameur
-
Publication number: 20120258595Abstract: A masking layer is formed on a dielectric region of an electronic device so that, during subsequent formation of a capping layer on electrically conductive regions the masking layer inhibits formation of capping layer material on the dielectric region. The capping layer can be formed selectively on the electrically conductive regions or non-selectively; in either case, capping layer material formed over the dielectric region can subsequently be removed, thus ensuring that capping layer material is formed only on the electrically conductive regions. Silane-based materials, such as silane-based SAMs, can be used to form the masking layer. The capping layer can be formed of an electrically conductive, a semiconductor material, or an electrically insulative material, and can be formed using any appropriate process, including conventional deposition processes such as electroless deposition, chemical vapor deposition, physical vapor deposition or atomic layer deposition.Type: ApplicationFiled: October 3, 2011Publication date: October 11, 2012Applicant: Intermolecular, Inc.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Patent number: 8283205Abstract: A semiconductor die has a first semiconductor die mounted to a carrier. A plurality of conductive pillars is formed over the carrier around the first die. An encapsulant is deposited over the first die and conductive pillars. A first stepped interconnect layer is formed over a first surface of the encapsulant and first die. The first stepped interconnect layer has a first opening. A second stepped interconnect layer is formed over the first stepped interconnect layer. The second stepped interconnect layer has a second opening. The carrier is removed. A build-up interconnect structure is formed over a second surface of the encapsulant and first die. A second semiconductor die over the first semiconductor die and partially within the first opening. A third semiconductor die is mounted over the second die and partially within the second opening. A fourth semiconductor die is mounted over the second stepped interconnect layer.Type: GrantFiled: January 13, 2012Date of Patent: October 9, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Linda Pei Ee Chua
-
Patent number: 8278215Abstract: Processes for minimizing contact resistance when using nickel silicide (NiSi) and other similar contact materials are described. These processes include optimizing silicide surface cleaning, silicide surface passivation against oxidation and techniques for diffusion barrier/catalyst layer deposition. Additionally, processes for generating a noble metal (for example platinum, iridium, rhenium, ruthenium, and alloys thereof) activation layer that enables the electroless barrier layer deposition on a NiSi-based contact material are described. The processes may be employed when using NiSi-based materials in other end products. The processes may be employed on silicon-based materials.Type: GrantFiled: May 2, 2011Date of Patent: October 2, 2012Assignee: Intermolecular, Inc.Inventors: Zhi-Wen Sun, Bob Kong, Igor Ivanov, Tony Chiang
-
Patent number: 8268724Abstract: In some embodiments, an alternative to desmear for build-up roughening and copper adhesion promotion is presented. In this regard, a substrate in introduced having a dielectric layer, a plurality of polyelectrolyte multilayers on the dielectric layer, and a copper plating layer on the polyelectrolyte multilayers. Other embodiments are also disclosed and claimed.Type: GrantFiled: November 16, 2009Date of Patent: September 18, 2012Assignee: Intel CorporationInventors: Houssam Jomaa, Christine Tsau
-
Publication number: 20120220126Abstract: Selective deposition of metal over dielectric layers in a manner that minimizes of eliminates keyhole formation is provided. According to one embodiment, a dielectric target layer is formed over a substrate layer, wherein the target layer may be configured as allow conformal metal deposition, and a dielectric second layer is formed over the target layer, wherein the second layer may be configured to allow bottom-up metal deposition. An opening may then be formed in the second layer and metal may be selectively deposited over substrate layer.Type: ApplicationFiled: May 8, 2012Publication date: August 30, 2012Applicant: Micron Technology, Inc.Inventors: Paul Morgan, Nishant Sinha
-
Patent number: 8252685Abstract: Techniques to improve characteristics of processed semiconductor substrates are described, including cleaning a substrate using a preclean process, the substrate comprising a dielectric region and a conductive region, introducing a hydroquinone to the substrate after cleaning the substrate using the preclean operation, and forming a capping layer over the conductive region of the substrate after introducing the hydroquinone.Type: GrantFiled: November 4, 2011Date of Patent: August 28, 2012Assignee: Intermolecular, Inc.Inventors: Anh Ngoc Duong, Chi-I Lang
-
Patent number: 8242019Abstract: A method for integrating metal-containing cap layers into copper (Cu) metallization of semiconductor devices. In one embodiment, the method includes providing a patterned substrate containing metal surfaces and dielectric layer surfaces, and modifying the dielectric layer surfaces by exposure to a reactant gas containing a hydrophobic functional group, where the modifying substitutes a hydrophilic functional group in the dielectric layer surfaces with a hydrophobic functional group. The method further includes depositing metal-containing cap layers selectively on the metal surfaces by exposing the modified dielectric layer surfaces and the metal surfaces to a deposition gas containing metal-containing precursor vapor.Type: GrantFiled: March 31, 2009Date of Patent: August 14, 2012Assignee: Tokyo Electron LimitedInventors: Tadahiro Ishizaka, Shigeru Mizuno, Satohiko Hoshino, Hiroyuki Nagai, Yuki Chiba, Frank M. Cerio, Jr.
-
Patent number: 8241948Abstract: The manufacturing method of the present invention includes steps of selectively forming a photocatalyst material or a material including an amino group by discharging a composition including the photocatalyst material or the material including an amino group; immersing the photocatalyst material or the material including an amino group in a solution including a plating catalyst material so as to adsorb or deposit the plating catalyst material onto the photocatalyst material or the material including an amino group; and immersing the plating catalyst material in a plating solution including a metal material so as to form a metal film on a surface of the photocatalyst material or the material including an amino group adsorbing or depositing the plating catalyst material, thereby manufacturing a semiconductor device. The pH of the solution including the plating catalyst material is adjusted in a range of 3 to 6.Type: GrantFiled: June 3, 2010Date of Patent: August 14, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Gen Fujii
-
Patent number: 8242498Abstract: A compound semiconductor substrate 10 according to the present invention is comprised of a Group III nitride and has a surface layer 12 containing a chloride of not less than 200×1010 atoms/cm2 and not more than 12000×1010 atoms/cm2 in terms of Cl and an oxide of not less than 3.0 at % and not more than 15.0 at % in terms of O, at a surface. The inventors conducted elaborate research and newly discovered that when the surface layer 12 at the surface of the compound semiconductor substrate 10 contained the chloride of not less than 200×1010 atoms/cm2 and not more than 12000×1010 atoms/cm2 in terms of Cl and the oxide of not less than 3.0 at % and not more than 15.0 at % in terms of O, Si was reduced at an interface between the compound semiconductor substrate 10 and an epitaxial layer 14 formed thereon and, as a result, the electric resistance at the interface was reduced.Type: GrantFiled: November 24, 2010Date of Patent: August 14, 2012Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Ishibashi, Fumitake Nakanishi
-
Publication number: 20120196441Abstract: The present invention relates to a solution and a method for activating the oxidized surface of a substrate, in particular of a semiconducting substrate, for its subsequent coating by a metal layer deposited by the electroless method. According to the invention, this composition contains: A) an activator consisting of one or more palladium complexes; B) a bifunctional organic binder consisting one or more organosilane complexes; C) a solvent system consisting one or more solvents for solubilizing the said activator and the said binder.Type: ApplicationFiled: September 30, 2010Publication date: August 2, 2012Applicant: ALCHIMERInventors: Vincent Mevellec, Dominique Suhr
-
Patent number: 8232205Abstract: Methods of manufacturing a honeycomb extrusion die comprise the steps of coating at least a portion of a die body with a layer of conductive material and modifying the die body with an electrical discharge machining technique. The method then further includes the step of chemically removing the layer of conductive material, wherein the residual material from the electrical discharge machining technique is released from the die body.Type: GrantFiled: August 25, 2009Date of Patent: July 31, 2012Assignee: Corning IncorporatedInventor: Mark Lee Humphrey
-
Patent number: 8232200Abstract: Methods of forming integrated circuit devices include forming an interlayer insulating layer having a trench therein, on a substrate and forming an electrical interconnect (e.g., Cu damascene interconnect) in the trench. An upper surface of the interlayer insulating layer is recessed to expose sidewalls of the electrical interconnect. An electrically insulating first capping pattern is formed on the recessed upper surface of the interlayer insulating layer and on the exposed sidewalls of the electrical interconnect, but is removed from an upper surface of the electrical interconnect. A metal diffusion barrier layer is formed on an upper surface of the electrical interconnect, however, the first capping pattern is used to block formation of the metal diffusion barrier layer on the sidewalls of the electrical interconnect. This metal diffusion barrier layer may be formed using an electroless plating technique.Type: GrantFiled: March 18, 2011Date of Patent: July 31, 2012Assignees: International Business Machines Corporation, Samsung Electronics Co., Ltd., Advanced Micro Devices, Inc., Infineon Technologies AGInventors: Hyeok-Sang Oh, Woo-Jin Jang, Bum-Ki Moon, Ji-Hong Choi, Minseok Oh, Tien-Jen Cheng
-
Patent number: 8232206Abstract: Electroless plating can be utilized to form electrical interconnects associated with semiconductor substrates. For instance, a semiconductor substrate can be formed to have a dummy structure thereover with a surface suitable for electroless plating, and to also have a digit line thereover having about the same height as the dummy structure. A layer can be formed over the dummy structure and digit line, and openings can be formed through the layer to the upper surfaces of the dummy structure and digit line. Subsequently, a conductive material can be electroless plated within the openings to form electrical contacts within the openings. The opening extending to the dummy structure can pass through a capacitor electrode, and accordingly the conductive material formed within such opening can be utilized to form electrical contact to the capacitor electrode.Type: GrantFiled: March 31, 2010Date of Patent: July 31, 2012Assignee: Micron Technology, Inc.Inventors: Nishant Sinha, Dinesh Chopra, Fred D. Fishburn
-
Patent number: 8227345Abstract: A high capacity anode preparation apparatus is provided which allows for the processing of raw anodes at production rates of up to, or exceeding, 600 anodes per hour. The processed anodes are suitable for use in the electrorefining of various metal materials, but in particular, in the electrorefining of copper. The apparatus is preferably part of a system which utilizes high speed industrial robots to supply, and remove, anodes to or from the apparatus, and provides the anodes in a horizontal orientation. The apparatus is equipped with a variety of treatment stations which are adapted to treat the raw anode while it is held in a horizontal orientation. The horizontal orientation allows the center of gravity for the apparatus to be kept close to the center of gravity for the apparatus, and thus allows the apparatus to rotate more rapidly than prior art device. Faster processing of the raw anodes is provided.Type: GrantFiled: November 16, 2007Date of Patent: July 24, 2012Inventor: Stephan Frank Matusch
-
Patent number: 8183154Abstract: Selective deposition of metal over dielectric layers in a manner that minimizes or eliminates keyhole formation is provided. According to one embodiment, a dielectric target layer is formed over a substrate layer, wherein the target layer may be configured to allow conformal metal deposition, and a dielectric second layer is formed over the target layer, wherein the second layer may be configured to allow bottom-up metal deposition. An opening may then be formed in the second layer and metal may be selectively deposited over the substrate layer.Type: GrantFiled: March 9, 2011Date of Patent: May 22, 2012Assignee: Micron Technology, Inc.Inventors: Paul A Morgan, Nishant Sinha
-
Patent number: 8179225Abstract: A ceramic electronic component has a chip element body having a conductor arranged inside, external electrodes, and a discrimination layer. The chip element body has first and second end faces facing each other, first and second side faces being perpendicular to the first and second end faces and facing each other, and third and fourth side faces being perpendicular to the first and second end faces and to the first and second side faces and facing each other. The external electrodes are formed on the first and second end faces, respectively, of the chip element body. The discrimination layer is provided on at least one side face out of the first side face and the second side face in the chip element body. The chip element body is comprised of a first ceramic. The discrimination layer is comprised of a second ceramic different from the first ceramic and has a color different from that of the third and fourth side faces.Type: GrantFiled: January 8, 2009Date of Patent: May 15, 2012Assignee: TDK CorporationInventors: Toshihiro Iguchi, Akitoshi Yoshii, Akira Goshima, Kazuyuki Hasebe
-
Patent number: 8158518Abstract: Methods of forming contacts (and optionally, local interconnects) using an ink comprising a silicide-forming metal, electrical devices such as diodes and/or transistors including such contacts and (optional) local interconnects, and methods for forming such devices are disclosed. The method of forming contacts includes depositing an ink of a silicide-forming metal onto an exposed silicon surface, drying the ink to form a silicide-forming metal precursor, and heating the silicide-forming metal precursor and the silicon surface to form a metal silicide contact. Optionally, the metal precursor ink may be selectively deposited onto a dielectric layer adjacent to the exposed silicon surface to form a metal-containing interconnect. Furthermore, one or more bulk conductive metal(s) may be deposited on remaining metal precursor ink and/or the dielectric layer. Electrical devices, such as diodes and transistors may be made using such printed contact and/or local interconnects.Type: GrantFiled: July 17, 2008Date of Patent: April 17, 2012Assignee: Kovio, Inc.Inventors: Aditi Chandra, Arvind Kamath, James Montague Cleeves, Joerg Rockenberger, Mao Takashima, Erik Scher
-
Patent number: 8158507Abstract: A method for manufacturing a semiconductor device comprises: immersing a semiconductor substrates in a Pd activating solution containing Pd ions and adhering a Pd catalyst to a surface of the semiconductor substrate; and immersing the semiconductor substrate, to which the Pd catalyst is adhered, in a Pd electroless plating solution and forming an electroless-plated Pd film on the semiconductor substrate.Type: GrantFiled: August 31, 2010Date of Patent: April 17, 2012Assignee: Mitsubishi Electric CorporationInventor: Koichiro Nishizawa
-
Patent number: 8143161Abstract: An apparatus for processing microelectronic topographies, a method of use of such an apparatus, and a method for passivating hardware of microelectronic processing chambers are provided. The apparatus includes a substrate holder configured to support a microelectronic topography and a rotatable case with sidewalls arranged on opposing sides of the substrate holder. The method of using such an apparatus includes positioning a microelectronic topography upon a substrate holder of a processing chamber, exposing the microelectronic topography to a fluid within the processing chamber, and rotating a case of the processing chamber. The rotation is sufficient to affect movement of the fluid relative to the surface of the microelectronic topography. A method for passivating hardware of a microelectronic processing chamber includes exposing the hardware to an organic compound and subsequently exposing the hardware to an agent configured to form polar bonds with the organic compound.Type: GrantFiled: December 29, 2010Date of Patent: March 27, 2012Assignee: Lam Research CorporationInventor: Igor C. Ivanov
-
Patent number: 8143164Abstract: Embodiments of the current invention describe methods of processing a semiconductor substrate that include applying a zincating solution to the semiconductor substrate to form a zinc passivation layer on the titanium-containing layer, the zincating solution comprising a zinc salt, FeCl3, and a pH adjuster.Type: GrantFiled: February 9, 2009Date of Patent: March 27, 2012Assignee: Intermolecular, Inc.Inventors: Bob Kong, Zhi-Wen Sun, Chi-I Lang, Jinhong Tong, Tony Chiang
-
Patent number: 8138084Abstract: Methods and an apparatus are described for an integrated circuit within which an electroless Cu plated layer having an oxygen content is formed on the top of a seed layer comprising Cu and Mn. The integrated circuit is then exposed to a sufficient high temperature to cause the self-formation of a MnSiOx barrier layer.Type: GrantFiled: December 23, 2009Date of Patent: March 20, 2012Assignee: Intel CorporationInventor: Rohan N. Akolkar
-
Patent number: 8124174Abstract: Part or whole of an electroless gold plating film of a plated film laminate including an electroless nickel plating film, an electroless palladium plating film and an electroless gold plating film is formed by an electroless gold plating using an electroless gold plating bath including a water-soluble gold compound, a complexing agent, formaldehyde and/or a formaldehyde-bisulfite adduct, and an amine compound represented by the following general formula R1—NH—C2H4—NH—R2 or R3—(CH2—NH—C2H4—NH—CH2)n—R4. The method of the invention does not need two types of baths, a flash gold plating bath and a thick gold plating bath for thickening. Gold plating films of different thicknesses suited for solder bonding or wire bonding can be formed using only one type of gold plating bath.Type: GrantFiled: April 14, 2008Date of Patent: February 28, 2012Assignee: C. Uyemura & Co., Ltd.Inventors: Seigo Kurosaka, Yukinori Oda, Akira Okada, Ayumi Okubo, Masayuki Kiso
-
Publication number: 20120045897Abstract: A dry-in/dry-out system is disclosed for wafer electroless plating. The system includes an upper zone for wafer ingress/egress and drying operations. Proximity heads are provided in the upper zone to perform the drying operations. The system also includes a lower zone for electroless plating operations. The lower zone includes an electroless plating apparatus that implements a wafer submersion by fluid upwelling method. The upper and lower zones of the system are enclosed by a dual-walled chamber, wherein the inner wall is a chemically inert plastic and the outer wall is a structural metal. The system interfaces with a fluid handling system which provides the necessary chemistry supply and control for the system. The system is ambient controlled. Also, the system interfaces with an ambient controlled managed transfer module (MTM).Type: ApplicationFiled: October 28, 2011Publication date: February 23, 2012Applicant: Lam Research CorporationInventors: William Thie, John M. Boyd, Fritz C. Redeker, Yezdi Dordi, John Parks, Tiruchirapalli Arunagiri, Aleksander Owczarz, Todd Balisky, Clint Thomas, Jacob Wylie, Alan M. Schoepp
-
Patent number: 8114773Abstract: A cleaning solution is provided. The cleaning solution includes (a) 0.01-0.1 wt % of hydrofluoric acid (HF); (b) 1-5 wt % of a strong acid, wherein the strong acid is an inorganic acid; (c) 0.05-0.5 wt % of ammonium fluoride (NH4F); (d) a chelating agent containing a carboxylic group; (e) triethanolamine (TEA); (f) ethylenediaminetetraacetic acid (EDTA); and (g) water for balance.Type: GrantFiled: July 6, 2010Date of Patent: February 14, 2012Assignee: United Microelectronics Corp.Inventors: An-Chi Liu, Tien-Cheng Lan
-
Patent number: 8110497Abstract: An embodiment of the present invention provides a method for manufacturing a semiconductor device. This method comprises: forming a seed film at least on an inner face of a recessed portion of a substrate; forming a protection film on the seed film, the protection film being made of a material that is more easily oxidized than a material forming the seed film; heat-treating the protection film; exposing at least part of the seed film by removing at least part of the heat-treated protection film; forming a plating film on the seed film through electrolytic plating to be buried in the recessed portion, by supplying current to the seed film that is at least partially exposed; and removing the plating film except for a portion buried in the recessed portion.Type: GrantFiled: December 23, 2009Date of Patent: February 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Atsuko Sakata, Soichi Yamashita, Yasuyuki Sonoda, Hiroshi Toyoda, Masahiko Hasunuma
-
Patent number: 8097490Abstract: A semiconductor die has a first semiconductor die mounted to a carrier. A plurality of conductive pillars is formed over the carrier around the first die. An encapsulant is deposited over the first die and conductive pillars. A first stepped interconnect layer is formed over a first surface of the encapsulant and first die. The first stepped interconnect layer has a first opening. A second stepped interconnect layer is formed over the first stepped interconnect layer. The second stepped interconnect layer has a second opening. The carrier is removed. A build-up interconnect structure is formed over a second surface of the encapsulant and first die. A second semiconductor die over the first semiconductor die and partially within the first opening. A third semiconductor die is mounted over the second die and partially within the second opening. A fourth semiconductor die is mounted over the second stepped interconnect layer.Type: GrantFiled: August 27, 2010Date of Patent: January 17, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Linda Pei Ee Chua
-
Publication number: 20110316145Abstract: A nano/micro-structure and a fabrication method thereof are provided. The method combines electroless plating and metal-assist etching to fabricate nano/micro-structure on a silicon substrate.Type: ApplicationFiled: February 1, 2011Publication date: December 29, 2011Applicant: NATIONAL CENTRAL UNIVERSITYInventors: Chia-Wen TSAO, Chia-Pin CHANG, Wen-Yih CHEN, Chih-Cheng CHIEN, Yu-Che CHENG
-
Patent number: 8084348Abstract: A method for manufacturing a silicon chip package for a circuit board assembly provides a package with a silicon chip and an array of first contact pads that are provided by a first conductive material. A plurality of second contact pads are provided from a gold material having a hardness different than that of the first contact pads. The second contact pads are soldered to the first contact pads of the package. A circuit board assembly is assembled by providing a circuit board substrate with at least one socket with contact pads. The second contact pads of the package are assembled to the circuit board substrate contact pads.Type: GrantFiled: June 4, 2008Date of Patent: December 27, 2011Assignee: Oracle America, Inc.Inventor: Ashur S. Bet-Shliemoun
-
Patent number: 8076240Abstract: Techniques to improve characteristics of processed semiconductor substrates are described, including cleaning a substrate using a preclean process, the substrate comprising a dielectric region and a conductive region, introducing a hydroquinone to the substrate after cleaning the substrate using the preclean operation, and forming a capping layer over the conductive region of the substrate after introducing the hydroquinone.Type: GrantFiled: November 10, 2008Date of Patent: December 13, 2011Assignee: Intermolecular, Inc.Inventors: Anh Ngoc Duong, Chi-l Lang
-
Patent number: 8076241Abstract: Methods are provided for multi-step Cu metal plating on a continuous Ru metal film in recessed features found in advanced integrated circuits. The use of a continuous Ru metal film prevents formation of undesirable micro-voids during Cu metal filling of high-aspect-ratio recessed features, such as trenches and vias, and enables formation of large Cu metal grains that include a continuous Cu metal layer plated onto the continuous Ru metal film. The large Cu grains lower the electrical resistivity of the Cu filled recessed features and increase the reliability of the integrated circuit.Type: GrantFiled: September 30, 2009Date of Patent: December 13, 2011Assignees: Tokyo Electron Limited, Novellus Systems, Inc.Inventors: Frank M. Cerio, Jr., Shigeru Mizuno, Jonathan Reid, Thomas Ponnuswamy
-
Patent number: 8069813Abstract: A dry-in/dry-out system is disclosed for wafer electroless plating. The system includes an upper zone for wafer ingress/egress and drying operations. Proximity heads are provided in the upper zone to perform the drying operations. The system also includes a lower zone for electroless plating operations. The lower zone includes an electroless plating apparatus that implements a wafer submersion by fluid upwelling method. The upper and lower zones of the system are enclosed by a dual-walled chamber, wherein the inner wall is a chemically inert plastic and the outer wall is a structural metal. The system interfaces with a fluid handling system which provides the necessary chemistry supply and control for the system. The system is ambient controlled. Also, the system interfaces with an ambient controlled managed transfer module (MTM).Type: GrantFiled: April 16, 2007Date of Patent: December 6, 2011Assignee: Lam Research CorporationInventors: William Thie, John M. Boyd, Fritz C. Redeker, Yezdi Dordi, John Parks, Tiruchirapalli Arunagiri, Aleksander Owczarz, Todd Balisky, Clint Thomas, Jacob Wylie, Alan M. Schoepp
-
Patent number: 8064219Abstract: A ceramic substrate part comprising on its upper surface pluralities of external electrodes comprising wire-bonding electrodes, each of which comprises a primer layer based on Ag or Cu, a Ni-based lower layer, an intermediate layer based on a Pd—P alloy containing 0.4-5% by mass of P, and a Au-based upper layer formed in this order on a ceramic substrate, the upper layer containing Pd after heated by soldering, and having a Au concentration of 80 atomic % or more based on the total concentration (100 atomic %) of Au and Pd.Type: GrantFiled: September 26, 2007Date of Patent: November 22, 2011Assignee: Hitachi Metals, Ltd.Inventor: Fumitake Taniguchi
-
Patent number: 8058171Abstract: An apparatus and system for stirring liquid inside a flow cell. In one implementation, the apparatus includes a rotatable disc configured to receive liquid at a top side of the disc and distribute the liquid substantially evenly around a periphery of the flow cell. The disc has a triangular cross sectional area. The apparatus may further include a set of fins attached to a bottom side of the disc, wherein the set of fins is configured to draw the liquid from the periphery of the flow cell into the center of the flow cell.Type: GrantFiled: June 17, 2008Date of Patent: November 15, 2011Assignee: Intermolecular, Inc.Inventor: Rajesh Kelekar
-
Patent number: 8058164Abstract: The present invention relates to methods and structures for the metallization of semiconductor devices. One aspect of the present invention is a method of forming a semiconductor device having copper metallization. In one embodiment, the method includes providing a patterned wafer having a diffusion barrier for copper; depositing a copperless seed layer on the diffusion barrier effective for electrochemical deposition of gapfill copper. The seed layer is formed by a conformal deposition process and by a nonconformal deposition process. The method further includes electroplating copper gapfill onto the seed layer. Another aspect of the invention includes electronic devices made using methods and structures according to embodiments of the present invention.Type: GrantFiled: June 4, 2007Date of Patent: November 15, 2011Assignee: Lam Research CorporationInventors: Hyungsuk Alexander Yoon, Fritz Redecker
-
Patent number: 8043944Abstract: Processes for enhancing solubility and the reaction rates in supercritical fluids are provided. In preferred embodiments, such processes provide for the uniform and precise deposition of metal-containing films on semiconductor substrates as well as the uniform and precise removal of materials from such substrates. In one embodiment, the process includes, providing a supercritical fluid containing at least one reactant, the supercritical fluid being maintained at above its critical point, exposing at least a portion of the surface of the semiconductor substrate to the supercritical fluid, applying acoustic energy, and reacting the at least one reactant to cause a change in at least a portion of the surface of the semiconductor substrate.Type: GrantFiled: August 6, 2009Date of Patent: October 25, 2011Assignee: Micron Technology, Inc.Inventors: Theodore M. Taylor, Stephen J. Kramer
-
Patent number: 8043967Abstract: A semiconductor electroplating process deposits copper into the through silicon via hole to completely fill the through silicon via in a substantially void free is disclosed. The through silicon via may be more than about 3 micrometers in diameter and more that about 20 micrometers deep. High copper concentration and low acidity electroplating solution is used for deposition copper into the through silicon vias.Type: GrantFiled: April 16, 2010Date of Patent: October 25, 2011Assignee: Novellus Systems, Inc.Inventors: Jonathan D. Reid, Katie Qun Wang, Mark J. Wiley
-
Patent number: 8043966Abstract: Disclosed are embodiments of a method that both monitors patterning integrity of etched openings (i.e., ensures that lithographically patterned and etched openings are complete) and forms on-chip conductive structures (e.g., contacts, interconnects, fuses, anti-fuses, capacitors, etc.) within such openings. The method embodiments incorporate an electro-deposition process to provide both the means by which pattern integrity of etched openings can be monitored and also the metallization required for the formation of conductive structures within the openings. Specifically, during the electro-deposition process, electron flow is established by applying a current to the back side of the semiconductor wafer, thus, eliminating the need for a seed layer. Electron flow through the wafer and into the electroplating solution is then monitored and used as an indicator of electroplating in the etched openings and, thereby, as an indicator that the openings are completely etched.Type: GrantFiled: April 11, 2008Date of Patent: October 25, 2011Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti