Electroless Deposition Of Conductive Layer Patents (Class 438/678)
-
Patent number: 8021982Abstract: A method is provided for forming a metal semiconductor alloy that includes providing a deposition apparatus that includes a platinum source and a nickel source, wherein the platinum source is separate from the nickel source; positioning a substrate having a semiconductor surface in the deposition apparatus; forming a metal alloy on the semiconductor surface, wherein forming the metal alloy comprises a deposition stage in which the platinum source deposits platinum to the semiconductor surface at an initial rate at an initial period that is greater than a final rate at a final period of the deposition stage, and the nickel source deposits nickel to the semiconductor surface; and annealing the metal alloy to react the nickel and platinum with the semiconductor substrate to provide a nickel platinum semiconductor alloy.Type: GrantFiled: September 21, 2009Date of Patent: September 20, 2011Assignees: International Business Machines Corporation, Samsung Electronics Co., Ltd., Infineon Technologies AGInventors: Oh-Jung Kwon, Anthony G. Domenicucci, O Sung Kwon, Jin-Woo Choi
-
Patent number: 8021980Abstract: Provided are methods of manufacturing semiconductor devices. The methods may include forming a first insulation layer on a semiconductor substrate, forming a groove by selectively etching the first insulation layer, filling the groove with a copper-based conductive layer, depositing a cobalt-based capping layer on the copper-based conductive layer by electroless plating, and cleansing the first insulation layer and the cobalt-based capping layer using a basic cleansing solution.Type: GrantFiled: April 2, 2010Date of Patent: September 20, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Youngseok Kim, Jong-ho Yun, Kwang-jin Moon, Gil-heyun Choi, Jong-myeong Lee, Zung-sun Choi, Hye-Kyung Jung
-
Patent number: 8017523Abstract: Improved methods of depositing copper seed layers in copper interconnect structure fabrication processes are provided. Also provided are the resulting structures, which have improved electromigration performance and reduced line resistance. According to various embodiments, the methods involve depositing a copper seed bilayer on a barrier layer in a recessed feature on a partially fabricated semiconductor substrate. The bilayer has a copper alloy seed layer and a pure copper seed layer, with the pure copper seed layer is deposited on the copper alloy seed layer. The copper seed bilayers have reduced line resistance increase and better electromigration performance than conventional doped copper seed layers. Precise line resistance control is achieved by tuning the bilayer thickness to meet the desired electromigration performance.Type: GrantFiled: May 16, 2008Date of Patent: September 13, 2011Assignee: Novellus Systems, Inc.Inventors: Hui-Jung Wu, Daniel R. Juliano, Wen Wu, Girish Dixit
-
Patent number: 8008188Abstract: A method is provided comprising: coating an electrically conductive core with a first removable material, creating openings in the first removable material to expose portions of the electrically conductive core, plating a conductive material onto the exposed portions of the electrically conductive core, coating the conductive material with a second removable material, removing the first removable material, electrophoretically coating the electrically conductive core with a dielectric coating, and removing the second removable material.Type: GrantFiled: June 11, 2007Date of Patent: August 30, 2011Assignee: PPG Industries Ohio, Inc.Inventors: Kevin C. Olson, Alan E. Wang
-
Publication number: 20110207320Abstract: Processes for minimizing contact resistance when using nickel silicide (NiSi) and other similar contact materials are described. These processes include optimizing silicide surface cleaning, silicide surface passivation against oxidation and techniques for diffusion barrier/catalyst layer deposition. Additionally, processes for generating a noble metal (for example platinum, iridium, rhenium, ruthenium, and alloys thereof) activation layer that enables the electroless barrier layer deposition on a NiSi-based contact material are described. The processes may be employed when using NiSi-based materials in other end products.Type: ApplicationFiled: May 2, 2011Publication date: August 25, 2011Applicant: INTERMOLECULAR, INC.Inventors: Zhi-Wen Sun, Bob Kong, Igor Ivanov, Tony Chiang
-
Patent number: 8003534Abstract: An apparatus and method for holding a semiconductor device in a wafer. A bar is connected to the wafer. A first sidewall comprises a first end and a second, and is connected to the bar at its first end. A first tab comprises a first end and a second end, and is connected to the second end of the first sidewall at its first end and connected to the first side of the semiconductor device at its second end. The thickness of the first tab is less than the thickness of the bar and the thickness of the first sidewall.Type: GrantFiled: December 28, 2010Date of Patent: August 23, 2011Assignee: Applied Nanostructures, Inc.Inventor: Ami Chand
-
Patent number: 8003517Abstract: A method for forming an interconnect, comprising (a) providing a substrate (203) with a via (205) defined therein; (b) forming a seed layer (211) such that a first portion of the seed layer extends over a surface of the via, and a second portion of the seed layer extends over a portion of the substrate; (c) removing the second portion of the seed layer; and (d) depositing a metal (215) over the first portion of the seed layer by an electroless process.Type: GrantFiled: May 29, 2007Date of Patent: August 23, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Varughese Mathew, Eddie Acosta, Ritwik Chatterjee, Sam S. Garcia
-
Publication number: 20110195567Abstract: A method for manufacturing a semiconductor device comprises: immersing a semiconductor substrates in a Pd activating solution containing Pd ions and adhering a Pd catalyst to a surface of the semiconductor substrate; and immersing the semiconductor substrate, to which the Pd catalyst is adhered, in a Pd electroless plating solution and forming an electroless-plated Pd film on the semiconductor substrate.Type: ApplicationFiled: August 31, 2010Publication date: August 11, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Koichiro Nishizawa
-
Patent number: 7989347Abstract: A process for filling recessed features of a dielectric substrate for a semiconductor device, comprises the steps (a) providing a dielectric substrate having a recessed feature in a surface thereof, wherein the smallest dimension (width) across said feature is less than ?200 nm, a conductive layer being present on at least a portion of said surface, (b) filling said recessed feature with a conductive material, and (c) prior to filling said recessed feature with said conductive material, treating said surface with an accelerator.Type: GrantFiled: March 30, 2006Date of Patent: August 2, 2011Assignee: Freescale Semiconductor, Inc.Inventor: John C. Flake
-
Patent number: 7981791Abstract: Thin films are formed by formed by atomic layer deposition, whereby the composition of the film can be varied from monolayer to monolayer during cycles including alternating pulses of self-limiting chemistries. In the illustrated embodiments, varying amounts of impurity sources are introduced during the cyclical process. A graded gate dielectric is thereby provided, even for extremely thin layers. The gate dielectric as thin as 2 nm can be varied from pure silicon oxide to oxynitride to silicon nitride. Similarly, the gate dielectric can be varied from aluminum oxide to mixtures of aluminum oxide and a higher dielectric material (e.g., ZrO2) to pure high k material and back to aluminum oxide. In another embodiment, metal nitride (e.g., WN) is first formed as a barrier for lining dual damascene trenches and vias. During the alternating deposition process, copper can be introduced, e.g.Type: GrantFiled: August 29, 2008Date of Patent: July 19, 2011Assignee: ASM International N.V.Inventors: Suvi P. Haukka, Ivo Raaijmakers, Wei Min Li, Juhana Kostamo, Hessel Sprey, Christiaan J. Werkhoven
-
Patent number: 7977153Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation state of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: GrantFiled: December 14, 2010Date of Patent: July 12, 2011Assignee: Intermolecular, Inc.Inventors: Pragati Kumar, Sandra G. Malhotra, Sean Barstow, Tony Chiang
-
Patent number: 7972897Abstract: Resistive switching memory elements are provided that may contain electroless metal electrodes and metal oxides formed from electroless metal. The resistive switching memory elements may exhibit bistability and may be used in high-density multi-layer memory integrated circuits. Electroless conductive materials such as nickel-based materials may be selectively deposited on a conductor on a silicon wafer or other suitable substrate. The electroless conductive materials can be oxidized to form a metal oxide for a resistive switching memory element. Multiple layers of conductive materials can be deposited each of which has a different oxidation rate. The differential oxidization rates of the conductive layers can be exploited to ensure that metal oxide layers of desired thicknesses are formed during fabrication.Type: GrantFiled: February 5, 2007Date of Patent: July 5, 2011Assignee: Intermolecular, Inc.Inventors: Nitin Kumar, Chi-I Lang, Tony Chiang, Zhi-wen Sun, Jinhong Tong
-
Patent number: 7968462Abstract: Processes for minimizing contact resistance when using nickel silicide (NiSi) and other similar contact materials are described. These processes include optimizing silicide surface cleaning, silicide surface passivation against oxidation and techniques for diffusion barrier/catalyst layer deposition. Additionally, processes for generating a noble metal (for example platinum, iridium, rhenium, ruthenium, and alloys thereof) activation layer that enables the electroless barrier layer deposition on a NiSi-based contact material are described. The processes may be employed when using NiSi-based materials in other end products. The processes may be employed on silicon-based materials.Type: GrantFiled: November 7, 2008Date of Patent: June 28, 2011Assignee: Intermolecular, Inc.Inventors: Zhi-Wen Sun, Bob Kong, Igor Ivanov, Tony Chiang
-
Patent number: 7955977Abstract: Methods of light induced plating of nickel onto semiconductors are disclosed. The methods involve applying light at an initial intensity for a limited amount of time followed by reducing the intensity of the light for the remainder of the plating period to deposit nickel on a semiconductor.Type: GrantFiled: June 23, 2009Date of Patent: June 7, 2011Assignee: Rohm and Haas Electronic Materials LLCInventors: Gary Hamm, David L. Jacques
-
Patent number: 7951714Abstract: Disclosed are embodiments of an improved high aspect ratio electroplated metal structure (e.g., a copper or copper alloy interconnect, such as a back end of the line (BEOL) or middle of the line (MOL) contact) in which the electroplated metal fill material is free from seams and/or voids. Also, disclosed are embodiments of a method of forming such an electroplated metal structure by lining a high aspect ratio opening (e.g., a high aspect ratio via or trench) with a metal-plating seed layer and, then, forming a protective layer over the portion of the metal-plating seed layer adjacent to the opening sidewalls so that subsequent electroplating occurs only from the bottom surface of the opening up.Type: GrantFiled: February 16, 2010Date of Patent: May 31, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Keith Kwong Hon Wong, Chih-Chao Yang, Haining S. Yang
-
Patent number: 7947586Abstract: A method of manufacturing a semiconductor device is disclosed, wherein a plating layer is formed on a first surface side of a semiconductor substrate stably and at a low cost, while preventing the plating liquid from being contaminated and avoiding deposition of uneven plating layer on a second surface side. An electrode is formed on the first surface of the semiconductor substrate, and another electrode is formed on the second surface. A curing resin is applied on the electrode on the second surface and a film is stuck on the curing resin, and the curing resin is then cured. After that, a plating process is conducted on the first surface. The film and the curing resin are then peeled off.Type: GrantFiled: February 4, 2010Date of Patent: May 24, 2011Assignee: Fuji Electric Systems Co., Ltd.Inventor: Yuichi Urano
-
Publication number: 20110115035Abstract: This invention disclosed a method to strengthen structure and enhance sensitivity for CMOS-MEMS micro-machined devices which include micro-motion sensor, micro-actuator and RF switch. The steps of the said method contain defining deposited region by metal and passivation layer, forming a cavity for depositing metal structure by lithography process, depositing metal structure on the top metal layer of micromachined structure by Electroless plating, polishing process and etching process. The method aims at strengthening structures and minimizing CMOS-MEMS device size. Furthermore, this method can also be applied to inertia sensors such as accelerometer or gyroscope, which can enhance sensitivity and capacitive value, and deal with curl issues for suspended CMOS-MEMS devices.Type: ApplicationFiled: September 13, 2010Publication date: May 19, 2011Inventors: Jung-Tang Huang, Ming-Jhe Lin, Hou-Jun Hsu
-
Patent number: 7943504Abstract: According to various exemplary embodiments, a spring device that includes a substrate, a self-releasing layer provided over the substrate and a stressed-metal layer provided over the self-releasing layer is disclosed, wherein an amount of stress inside the stressed-metal layer results in a peeling force that is higher than an adhesion force between the self-releasing layer and the stressed-metal layer. Moreover, a method of manufacturing a spring device, according to various exemplary embodiments, includes providing a substrate, providing a self-releasing layer over the substrate and providing a stressed-metal layer over the self-releasing layer wherein an amount of stress inside the stressed-metal layer results in a peeling force that is higher than an adhesion force between the self-releasing layer and the stressed-metal layer is also disclosed in this invention.Type: GrantFiled: October 22, 2008Date of Patent: May 17, 2011Assignee: Palo Alto Research Center IncorporatedInventors: Thomas Hantschel, Sven Kosgalwies, David K. Fork, Eugene M. Chow
-
Patent number: 7939438Abstract: Methods of inhibiting background plating on semiconductor substrates using oxidizing agents are disclosed.Type: GrantFiled: March 19, 2009Date of Patent: May 10, 2011Assignee: Rohm and Haas Electronic Materials LLCInventors: Gary Hamm, David L. Jacques, Carl J. Colangelo
-
Patent number: 7935631Abstract: A cap layer for a metal feature such as a copper interconnect on a semiconductor wafer is formed by immersion plating a more noble metal (e.g. Pd) onto the copper interconnect and breaking up, preferably by mechanical abrasion, loose nodules of the noble metal that form on the copper interconnect surface. The mechanical abrasion removes plated noble metal which is only loosely attached to the copper surface, and then continued exposure of the copper surface to immersion plating chemicals leads to plating at new sites on the surface until a continuous, well-bonded noble metal layer has formed. The method can be implemented conveniently by supplying immersion plating chemicals to the surface of a wafer undergoing CMP or undergoing scrubbing in a wafer-scrubber apparatus.Type: GrantFiled: July 4, 2005Date of Patent: May 3, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Terry Sparks
-
Patent number: 7927997Abstract: To provide a flip-chip mounting method and a bump formation method applicable to flip-chip mounting of a next generation LSI and having high productivity and high reliability. A semiconductor chip 20 having a plurality of electrode terminals 12 is held to oppose a circuit board 21 having a plurality of connection terminals 11 with a given gap provided therebetween, and the semiconductor chip 20 and the circuit board 21 in this state are dipped in a dipping bath 40 containing a melted resin 14 including melted solder particles for a given period of time. In this dipping process, the melted solder particles self-assemble between the connection terminals 11 of the circuit board 21 and the electrode terminals 12 of the semiconductor chip 20, so as to form connectors 22 between these terminals.Type: GrantFiled: March 7, 2006Date of Patent: April 19, 2011Assignee: Panasonic CorporationInventors: Koichi Hirano, Seiji Karashima, Takashi Ichiryu, Yoshihiro Tomita, Seiichi Nakatani
-
Patent number: 7927498Abstract: A solar cell and a method of texturing a solar cell are disclosed. The method includes coating an ink containing metal particles on a surface of a substrate, drying the ink to attach the metal particles to the surface of the substrate, and differentially etching the surface of the substrate using the metal particles as a catalyst to form an uneven portion.Type: GrantFiled: February 13, 2009Date of Patent: April 19, 2011Assignee: LG Electronics Inc.Inventors: Younggu Do, Junyong Ahn, Gyeayoung Kwag
-
Publication number: 20110081779Abstract: Broadly speaking, a method and an apparatus are provided for depositing a material on a semiconductor wafer (“wafer”). More specifically, the method and apparatus provide for selective heating of a surface of the wafer exposed to an electroless plating solution. The selective heating is provided by applying radiant energy to the wafer surface. The selective heating of the wafer surface causes a temperature increase at an interface between the wafer surface and the electroless plating solution. The temperature increase at the interface in turn causes a plating reaction to occur at the wafer surface. Thus, material is deposited on the wafer surface through an electroless plating reaction that is initiated and controlled by varying the temperature of the wafer surface using an appropriately defined radiant energy source.Type: ApplicationFiled: December 14, 2010Publication date: April 7, 2011Applicant: Lam Research CorporationInventors: Yezdi Dordi, John Boyd, William Thie, Bob Maraschin, Fred C. Redeker, Joel M. Cook
-
Patent number: 7919412Abstract: A method for forming a semiconductor chip or wafer includes following steps. A semiconductor substrate is provided, and then a polymer layer is deposited over the semiconductor substrate, wherein the polymer layer comprises polyimide. The polymer layer with a temperature profile having a peak temperature between 200 and 320 degrees Celsius. Alternatively, the temperature profile may comprises a period of time with a temperature higher than 320 degree Celsius, wherein the period of time is shorter than 45 minutes.Type: GrantFiled: November 19, 2008Date of Patent: April 5, 2011Assignee: Megica CorporationInventors: Ying-Chih Chen, Mou-Shiung Lin, Chiu-Ming Chou
-
Patent number: 7905109Abstract: A rapid cooling system for a rapid thermal processing chamber includes a rapid thermal processing chamber having a wafer support for supporting a wafer. A tank having a supply of cooling liquid is provided in fluid communication with the chamber. A pump is provided in fluid communication with the rapid thermal processing chamber and the tank for pumping the cooling liquid from the tank to the chamber and cooling the wafer during the cooling phase of rapid thermal processing.Type: GrantFiled: September 14, 2005Date of Patent: March 15, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien Ling Hwang, Yu-Liang Lin, Fu-Kang Tien, Jyh-Chemg Sheu
-
Publication number: 20110059610Abstract: A method of backside metal process for semiconductor electronic devices, particularly of using an electroless plating for depositing a metal seed layer for the plated backside metal film. The backside of a semiconductor wafer, with electronic devices already fabricated on the front side, is first coated with a thin metal seed layer by electroless plating. Then, the backside metal layer, such as a gold layer or a copper layer, is coated on the metal seed layer. The metal seed layer not only increases the adhesion between the front side metal layer and the backside metal layer through backside via holes, but also prevents metal peeling after subsequent fabrication processes. This is helpful for increasing the reliability of device performances. Suitable materials for the metal seed layer includes Pd, Au, Ni, Ag, Co, Cr, Cu, Pt, or their alloys, such as NiP, NiB, AuSn, Pt—Rh and the likes.Type: ApplicationFiled: January 15, 2010Publication date: March 10, 2011Applicant: WIN Semiconductors Corp.Inventors: Chang-Hwang Hua, Wen Chu
-
Publication number: 20110059611Abstract: The invention relates to a solution for the deposition of barrier layers on metal surfaces, which comprises compounds of the elements nickel and molybdenum, at least one first reducing agent selected from among secondary and tertiary cyclic aminoboranes and at least one complexing agent, where the solution has a pH of from 8.5 to 12.Type: ApplicationFiled: January 20, 2009Publication date: March 10, 2011Applicant: BASF SEInventor: Raimund Mellies
-
Patent number: 7902062Abstract: A method is described in which a contact hole (18) to an interconnect (14) in an insulating layer (16) is fabricated. A barrier layer (20) is subsequently applied. Afterward, a photoresist layer (30) is applied, irradiated and developed. With the aid of a galvanic method, a copper contact (32) is then produced in the contact hole (18). Either the barrier layer (20) or an additional boundary electrode layer (22) serves as a boundary electrode in the galvanic process. Critical metal contaminations are minimized in production.Type: GrantFiled: May 23, 2005Date of Patent: March 8, 2011Assignee: Infineon Technologies AGInventors: Stephan Bradl, Klaus Kerkel, Christine Lindner
-
Patent number: 7897198Abstract: Electroless plating is performed to deposit conductive materials on work pieces such as partially fabricated integrated circuits. Components of an electroless plating bath are separately applied to a work piece by spin coating to produce a very thin conductive layer (in the range of a few hundred angstroms). The components are typically a reducing agent and a metal source.Type: GrantFiled: September 3, 2002Date of Patent: March 1, 2011Assignee: Novellus Systems, Inc.Inventors: Heung L. Park, Eric G. Webb, Jonathan D. Reid, Timothy Patrick Cleary
-
Patent number: 7892973Abstract: A falling off of a through electrode is inhibited without decreasing a reliability of a semiconductor device including a through electrode. A semiconductor device 100 includes: a silicon substrate 101; a through electrode 129 extending through the silicon substrate 101; and a first insulating ring 130 provided in a circumference of a side surface of the through electrode 129 and extending through the semiconductor substrate 101. In addition, the semiconductor device 100 also includes a protruding portion 146, being provided at least in the vicinity of a back surface of a device-forming surface of the semiconductor substrate 101 so as to contact with the through electrode 129, and protruding in a direction along the surface of the semiconductor substrate 101 toward an interior of the through electrode 129.Type: GrantFiled: October 26, 2009Date of Patent: February 22, 2011Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi
-
Publication number: 20110039410Abstract: A substrate is secured on a chuck that maintains a top surface of the substrate in a substantially level orientation. The chuck is positioned within a cavity of a vessel such that a body portion of the chuck is maintained in a spaced apart relationship with a surface of the cavity. An electroless plating solution is disposed in a region between the body portion of the chuck and the surface of the cavity such that an upper surface of the electroless plating solution is at a level lower than the substrate. The chuck is lowered within the cavity to cause the electroless plating solution to be displaced upward and flow over the top surface of the substrate in a substantially uniform manner from a periphery of the substrate to a center of the substrate. The chuck is then raised such that the electroless plating solution flows off of the substrate.Type: ApplicationFiled: October 25, 2010Publication date: February 17, 2011Applicant: Lam Research CorporationInventor: Edward Armanini
-
Patent number: 7884017Abstract: Methods for cleaning semiconductor wafers following chemical mechanical polishing are provided. An exemplary method exposes a wafer to a thermal treatment in an oxidizing environment followed by a thermal treatment in a reducing environment. The thermal treatment in the oxidizing environment both removes residues and oxidizes exposed copper surfaces to form a cupric oxide layer. The thermal treatment in the reducing environment then reduces the cupric oxide to elemental copper. This leaves the exposed copper clean and in condition for further processing, such as electroless plating.Type: GrantFiled: February 3, 2010Date of Patent: February 8, 2011Assignee: Lam Research CorporationInventors: Zhonghui Alex Wang, Tiruchirapalli Arunagiri, Fritz C. Redeker, Yezdi Dordi, John Boyd, Mikhail Korolik, Arthur M. Howald, William Thie, Praveen Nalla
-
Patent number: 7883919Abstract: A method for fabricating a negative thermal expanding system device includes coating a wafer with a thermally decomposable polymer, patterning the decomposable polymer into repeating disk patterns, releasing the decomposable polymer from the wafer and forming a sheet of repeating patterned disks, suspending the sheet into a first solution with seeding compounds for electroless decomposition, removing the sheet from the first solution, suspending the sheet into a second solution to electrolessly deposit a first layer material onto the sheet, removing the sheet from the second solution, suspending the sheet into a third solution to deposit a second layer of material having a lower TCE value than the first layer of material, separating the patterned disks from one another, and annealing thermally the patterned disks to decompose the decomposable polymer and creating a cavity in place of the decomposable polymer.Type: GrantFiled: July 6, 2009Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Gareth Geoffrey Hougham, S. Jay Chey, James Patrick Doyle, Xiao Hu Liu, Christopher V. Jahnes, Paul Alfred Lauro, Nancy C. LaBianca, Michael J. Rooks
-
Publication number: 20110027987Abstract: A method for manufacturing a semiconductor device includes forming a laminated structure of a plurality of metal films on a semiconductor substrate using an electroless plating method. The forming of the metal films includes: performing an electroless plating process including a reduction reaction using a first plating tank; and performing an electroless plating process by only a substitution reaction using a second plating tank. The electroless plating process including the reduction reaction that is performed using the first plating tank is performed in a shading environment, and the electroless plating process performed by only the substitution reaction using the second plating tank is performed in a non-shading environment.Type: ApplicationFiled: June 9, 2010Publication date: February 3, 2011Applicant: NEC Electronics CorporationInventors: Nobuaki Takahashi, Masahiro Komuro
-
Patent number: 7879720Abstract: Methods of forming electrical interconnects include forming a copper pattern on a semiconductor substrate and then forming an electrically insulating capping layer on the copper pattern and an interlayer insulating layer on the electrically insulating capping layer. A contact hole is then formed, which extends through the interlayer insulating layer and the electrically insulating capping layer and exposes an upper surface of the copper pattern. An electroless plating step is then performed to form a copper pattern extension onto the exposed upper surface of the copper pattern. The copper pattern extension may have a thickness that is less than a thickness of the electrically insulating capping layer, which may be formed as a SiCN layer.Type: GrantFiled: September 30, 2008Date of Patent: February 1, 2011Assignees: Samsung Electronics Co., Ltd., Infineon Technologies AGInventors: Woo Jin Jang, Sung Dong Cho, Hyung Woo Kim, Bum Ki Moon
-
Patent number: 7875554Abstract: Broadly speaking, a method and an apparatus are provided for depositing a material on a semiconductor wafer (“wafer”). More specifically, the method and apparatus provide for selective heating of a surface of the wafer exposed to an electroless plating solution. The selective heating is provided by applying radiant energy to the wafer surface. The selective heating of the wafer surface causes a temperature increase at an interface between the wafer surface and the electroless plating solution. The temperature increase at the interface in turn causes a plating reaction to occur at the wafer surface. Thus, material is deposited on the wafer surface through an electroless plating reaction that is initiated and controlled by varying the temperature of the wafer surface using an appropriately defined radiant energy source.Type: GrantFiled: March 7, 2008Date of Patent: January 25, 2011Assignee: Lam Research CorporationInventors: Yezdi Dordi, John Boyd, William Thie, Bob Maraschin, Fred C. Redeker, Joel M. Cook
-
Patent number: 7875885Abstract: A display element and a method of manufacturing the same are provided. The method comprises the following steps: forming a first patterned conducting layer with a gate on a substrate and a dielectric layer thereon; forming a patterned semiconductor layer on the dielectric layer, wherein the patterned semiconductor layer has a channel region, a source and a drain, and wherein the source and the drain lie on the opposite sides of the channel region; selectively depositing a barrier layer, which only wraps the patterned semiconductor layer; forming a second patterned conducting layer on the barrier layer and above the source and the drain. In the display element manufactured by the method, the barrier layer only wraps the patterned semiconductor layer.Type: GrantFiled: October 21, 2009Date of Patent: January 25, 2011Assignee: Au Optronics Corp.Inventors: Po-Lin Chen, Wen-Ching Tsai, Chun-Nan Lin, Kuo-Yuan Tu
-
Patent number: 7867891Abstract: Embodiments of apparatus and methods for forming dual metal interconnects are described herein. Other embodiments may be described and claimed.Type: GrantFiled: December 10, 2008Date of Patent: January 11, 2011Assignee: Intel CorporationInventors: Kevin O'brien, Rohan Akolkar, Tejaswi Indukuri, Arnel M. Fajardo
-
Patent number: 7863744Abstract: A semiconductor device includes an insulating interlayer formed above a silicon substrate and provided with a concave portion in a certain location, a barrier metal film covering an inner wall of the insulating interlayer, a lower layer copper interconnect provided so as to be in contact with the barrier metal film and buried in the interior of the concave portion, and a protective film provided so as to be in contact with the lower layer copper interconnect and also provided on substantially the entire top surface of the lower layer copper interconnect. An upper surface of the lower layer copper interconnect is provided so as to be retracted to be closer to the substrate than an upper surface of barrier metal film on the side wall of the concave portion.Type: GrantFiled: January 4, 2008Date of Patent: January 4, 2011Assignee: Renesas Electronics CorporationInventors: Naoyoshi Kawahara, Yumi Saitou
-
Patent number: 7863087Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation sate of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: GrantFiled: May 2, 2008Date of Patent: January 4, 2011Assignee: Intermolecular, IncInventors: Pragati Kumar, Sandra G. Malhotra, Sean Barstow, Tony Chiang
-
Patent number: 7863192Abstract: One embodiment relates to a method of fabricating an integrated circuit. In the method, p-type polysilicon is provided over a semiconductor body, where the p-type polysilicon has a first depth as measured from a top surface of the p-type polysilicon. An n-type dopant is implanted into the p-type polysilicon to form a counter-doped layer at the top-surface of the p-type polysilicon, where the counter-doped layer has a second depth that is less than the first depth. A catalyst metal is provided that associates with the counter-doped layer to form a catalytic surface. A metal is deposited over the catalytic surface. A thermal process is performed that reacts the metal with the p-type polysilicon in the presence of the catalytic surface to form a metal silicide. Other methods and devices are also disclosed.Type: GrantFiled: December 27, 2007Date of Patent: January 4, 2011Assignee: Texas Instruments IncorporatedInventors: Aaron Frank, David Gonzalez, Jr., Mark R. Visokay, Clint Montgomery
-
Patent number: 7858521Abstract: A method of electroplating includes forming a seed region to be electroplated on a first portion of a substrate, forming a ground plane on a second portion of a substrate, electrically isolating the ground plane from the seed region, electroplating the region, wherein electroplating includes causing the ground plane and the region to make electrical connection, and then removing the ground plane region on the second portion of the substrate, but not removing the electrical isolation. This creates a structure having a substrate, a passivation layer on the substrate, and at least one electroplated, metal region on the substrate such that there is contiguous contact between the metal region and the passivation layer. And, after an additional flip-chip assembly to a bond pad/heat sinking chip, results in a device having a bond pad chip having bond pads, solder beads formed on the bond pads, and a component connected to the bond pads by the solder beads.Type: GrantFiled: December 21, 2006Date of Patent: December 28, 2010Assignee: Palo Alto Research Center IncorporatedInventors: Clifford F. Knollenberg, Mark R. Teepe, Christopher L. Chua
-
Publication number: 20100317191Abstract: A method of depositing a copper interconnection layer on a substrate for use in a flat panel display interconnection system, comprising the steps of: a) coating said substrate with a photoresist layer; b) patterning said photoresist layer to obtain a patterned photoresist substrate comprising at least one trench patterned into said photoresist layer; c) providing a first catalyzation layer onto the patterned photoresist substrate; d) providing an electroless plated layer of an insulation layer deposited onto said first catalyzation layer; e) removing the successively superimposed photoresist layer, catalyzation layer and insulation layer except in the at least one trench, to obtain a pattern of the first catalyzation layer with an insulation layer deposited thereon.Type: ApplicationFiled: March 15, 2007Publication date: December 16, 2010Inventors: Akinobu Nasu, Yi-Tsung Chen, Shyuan-Fang Chen
-
Patent number: 7851342Abstract: The formation of electronic assemblies including a die having through vias is described. In one embodiment, a method includes providing Si die including a first surface and a second surface opposite the first surface, and forming a via extending through the Si die from the first surface to the second surface. The via is formed to have a larger width at the first surface than at the second surface, the larger width at the first surface being no less than 100 microns. The method also includes placing a plurality of particles in the via, wherein at least some of the particles comprise a polymer and at least some of the particles comprise a metal. The method also includes heating the die and the particles in the via to cross-link at least part of the polymer in the via, and cooling the die to solidify the polymer and form a electrically conductive composite including the cross-linked polymer and the metal in the via. Other embodiments are described and claimed.Type: GrantFiled: March 30, 2007Date of Patent: December 14, 2010Assignee: Intel CorporationInventors: Dingying Xu, Amram Eitan
-
Patent number: 7846838Abstract: The invention relates to a method for producing an electronic component on a surface of a substrate with the electronic component having, seen at right angles to the surface of the substrate, at least two electrical functional layers which are arranged one above the other and such that they overlap at least in a surface area F, with the at least two electrical functional layers on the substrate being structured directly or indirectly using a continuous process, with a first electrical functional layer of the at least two electrical functional layers being structured such that a first length/width dimension of the first electrical functional layer parallel to the surface of the substrate and in a relative movement direction of the substrate is at least 5 ?m longer/wider, preferably more than 1 mm longer/wider, than a length/width dimension of the surface area F in the relative movement direction and parallel to the surface of the substrate.Type: GrantFiled: July 27, 2006Date of Patent: December 7, 2010Assignee: Polyic GmbH & Co. KGInventors: Alexander Knobloch, Andreas Ullmann, Walter Fix, Merlin Welker
-
Patent number: 7846839Abstract: An adhesion between a Cu diffusion barrier film and a Cu wiring in a semiconductor device is improved and reliability of the semiconductor device is improved. A film forming method for forming a Cu film on a substrate to be processed is provided with a first process of forming an adhesion film on the Cu diffusion barrier film formed on the substrate to be processed, and a second process of forming a Cu film on the adhesion film. The adhesion film includes Pd.Type: GrantFiled: October 3, 2005Date of Patent: December 7, 2010Assignee: Tokyo Electron LimitedInventors: Yasuhiko Kojima, Naoki Yoshii
-
Patent number: 7842542Abstract: An embedded semiconductor die package is made by mounting a frame carrier to a temporary carrier with an adhesive. The frame carrier includes die mounting sites each having a lead frame interconnect structure around a cavity. A semiconductor die is disposed in each cavity. An encapsulant is deposited in the cavity over the die. A package interconnect structure is formed over the lead frame interconnect structure and encapsulant. The package interconnect structure and lead frame interconnect structure are electrically connected to the die. The frame carrier is singulated into individual embedded die packages. The semiconductor die can be vertically stacked or placed side-by-side within the cavity. The embedded die packages can be stacked and electrically interconnected through the lead frame interconnect structure. A semiconductor device can be mounted to the embedded die package and electrically connected to the die through the lead frame interconnect structure.Type: GrantFiled: November 6, 2008Date of Patent: November 30, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Seng Guan Chow, Heap Hoe Kuan
-
Patent number: 7829152Abstract: An electroless plating system is provided. The system includes a first vacuum chuck supporting a first wafer and a second vacuum chuck supporting a second wafer such that a top surface of the second wafer is opposing a top surface of the first wafer. The system also includes a fluid delivery system configured to deliver a plating solution to the top surface of the first wafer, wherein in response to delivery of the plating solution, the top surface of the second wafer is brought proximate to the top surface of the first wafer so that the plating solution contacts both top surfaces. A method for applying an electroless plating solution to a substrate is also provided.Type: GrantFiled: October 5, 2006Date of Patent: November 9, 2010Assignee: Lam Research CorporationInventors: William Thie, John M. Boyd, Yezdi Dordi, Fritz C. Redeker
-
Publication number: 20100273305Abstract: Non-volatile, resistance variable memory devices, integrated circuit elements, and methods of forming such devices are provided. According to one embodiment of a method of the invention, a memory device can be fabricated by depositing a chalcogenide material onto a first (lower) electrode, sputter depositing a thin diffusion layer of a conductive material over the chalcogenide material, diffusing metal from the diffusion layer into the chalcogenide material resulting in a metal-comprising resistance variable material, and then plating a conductive material to a desired thickness to form a second (upper) electrode.Type: ApplicationFiled: April 20, 2010Publication date: October 28, 2010Inventor: Rita J. Klein
-
Patent number: 7820472Abstract: A method for forming front contacts on a silicon solar cell which includes texture etching the front surface of the solar cell, forming an antireflective layer over the face, diffusing a doping material into the face to form a heavily doped region in valleys formed during the texture-etching of the face, depositing an electrically conductive material on the heavily doped regions in the valleys and annealing the solar cell.Type: GrantFiled: November 13, 2008Date of Patent: October 26, 2010Assignee: Applied Materials, Inc.Inventors: Peter Borden, John Dukovic, Li Xu