Flow Controlling Patents (Class 710/29)
-
Patent number: 7818470Abstract: A serial buffer is configured to transmit a plurality of received data packets through a data packet transfer path to a host processor. A doorbell controller of the serial buffer monitors the number of data packets transmitted to the host processor through the data packet transfer path, and estimates the number of data packets actually received by the host processor. The doorbell controller generates a doorbell command each time that the estimated number of data packets corresponds with a fixed number of data packets in a frame. The doorbell commands are transmitted to the host processor on a doorbell command path, which is faster than the data packet transfer path. The doorbell controller may estimate the number of data packets actually received by the host processor in response to a first delay value, which represents how much faster the doorbell command path is than the data packet transfer path.Type: GrantFiled: September 27, 2007Date of Patent: October 19, 2010Assignee: Integrated Device Technology, Inc.Inventors: Chi-Lie Wang, Jason Z. Mo, Bertan Tezcan
-
Patent number: 7814280Abstract: A shared memory is described having a plurality of receive ports and a plurality of transmit ports characterized by a first data rate. A memory includes a plurality of memory banks organized in rows and columns. Operation of the memory array is characterized by a second data rate. Non-blocking receive crossbar circuitry is operable to connect any of the receive ports with any of the memory banks. Non-blocking transmit crossbar circuitry is operable to connect any of the memory banks with any of the transmit ports. Buffering is operable to decouple operation of the receive and transmit ports at the first data rate from operation of the memory array at the second data rate. Scheduling circuitry is operable to control interaction of the ports, crossbar circuitry, and memory array to effect storage and retrieval of the data segments in the shared memory.Type: GrantFiled: August 18, 2005Date of Patent: October 12, 2010Assignee: Fulcrum Microsystems Inc.Inventors: Uri Cummings, Andrew Lines, Patrick Pelletier, Robert Southworth
-
Patent number: 7809872Abstract: A master device for communicating with a number of slave devices through a communication link having a limited resource. The master device comprises a transceiver adapted for communicating with the slave devices on the communication link and a controller adapted for detecting the number of slave devices. The controller is adapted for determining an individual resource associated with a slave device to be consumed from the communication link, wherein a sum of the individual resources of all slave devices is lower than the limited resource and wherein the transceiver is adapted for assigning the individual resources to the associated slave devices.Type: GrantFiled: December 14, 2007Date of Patent: October 5, 2010Assignee: Infineon Technologies AGInventor: Josef Riegebauer
-
Publication number: 20100250793Abstract: A non-volatile semiconductor memory is disclosed comprising a first memory device and control circuitry operable to issue an access command to the first memory device. A command status is requested from the first memory device after a status delay. When the command status indicates the first memory device has completed the command, a first access time of the memory device is measured. An access sequence of the first memory device is then modified in response to the access time.Type: ApplicationFiled: March 24, 2009Publication date: September 30, 2010Applicant: WESTERN DIGITAL TECHNOLOGIES, INC.Inventor: MEI-MAN L. SYU
-
Publication number: 20100241769Abstract: Embodiments of the present invention provide an interface device and method for command processing for commands requiring data flow in both directions on a Fiber Channel or other data transport protocol exchange. The commands can include proprietary commands, SCSI linked commands or other commands known in the art. According to one embodiment, and interface device can assign a command a data flow direction indicator. When a reply to the command is received, the interface device can determine if the reply is expected or unexpected based on the data flow direction specified by the data flow direction indicator. If the reply is unexpected, the interface device can determine whether to process the reply. According to one embodiment, the data flow direction indicator can be the exchange identification.Type: ApplicationFiled: April 30, 2010Publication date: September 23, 2010Inventors: JOHN B. Haechten, JOHN F. TYNDALL
-
Patent number: 7802049Abstract: Machine-readable media, methods, and apparatus are described for flexibly establishing lanes of links. In some embodiments, any port of a device may be connected to another port of another device. Further, the device may determine interconnections of its ports to ports of other devices by issuing requests on its ports.Type: GrantFiled: October 30, 2002Date of Patent: September 21, 2010Assignee: Intel CorporationInventor: Paul S. Levy
-
Patent number: 7802026Abstract: Method and system for transferring data between a computing system and a storage device is provided. The system includes a storage controller including a frame snooper module that detects a TMR and generates a pause signal to a channel that stops the channel from sending any non-data frames to a buffer memory, wherein the channel continues to receive and process data frames while the channel is stopped from sending the command frames to the buffer memory; a counter for counting TMRs; and logic for generating an interrupt if a number of TMRs received exceeds a certain threshold value. The method includes detecting a TMR generating a command to stop a channel from receiving non-data frames while continuing to receive data frames from a Fiber Channel interface; and generating an interrupt to a processor after a certain number of TMRs are received.Type: GrantFiled: November 15, 2004Date of Patent: September 21, 2010Assignee: Marvell International Ltd.Inventors: Angel G. Perozo, William W. Dennin
-
Patent number: 7797468Abstract: In certain, currently available data-storage systems, incoming commands from remote host computers are subject to several levels of command-queue-depth-fairness-related throttles to ensure that all host computers accessing the data-storage systems receive a reasonable fraction of data-storage-system command-processing bandwidth to avoid starvation of one or more host computers. Recently, certain host-computer-to-data-storage-system communication protocols have been enhanced to provide for association of priorities with commands. However, these new command-associated priorities may lead to starvation of priority levels and to a risk of deadlock due to priority-level starvation and priority inversion. In various embodiments of the present invention, at least one additional level of command-queue-depth-fairness-related throttling is introduced in order to avoid starvation of one or more priority levels, thereby eliminating or minimizing the risk of priority-level starvation and priority-related deadlock.Type: GrantFiled: October 31, 2006Date of Patent: September 14, 2010Assignee: Hewlett-Packard Development CompanyInventors: George Shin, Rajiv K. Grover, Santosh Ananth Rao
-
Patent number: 7796719Abstract: The invention discloses a signal detection apparatus and method thereof for detecting whether an input signal of a set of serial ATA signals is an out of band (OOB) signal. The signal detection apparatus includes a calibrated clock generation device, a signal processor, and a logic determination device. The calibrated clock generation device generates a sampling clock signal according to a predetermined clock signal. The signal processor generates a plurality of detection results based on the sampling clock signal and the input signal. The logic determination device receives the plural of detection results and determines whether the input signal is the OOB signal.Type: GrantFiled: May 10, 2005Date of Patent: September 14, 2010Assignee: Mediatek Inc.Inventors: Chuan Liu, Chuan-Cheng Hsiao, Pao-Ching Tseng
-
Patent number: 7797588Abstract: In a global shared memory (GSM) environment, an initiating task at a first node with a host fabric interface (HFI) uses epochs to provide reliability of transmission of packets via a network fabric to a target task. The HFI generates a packet for the initiating task addressed to the target task, and automatically inserts a current epoch of the initiating task into the packet. A copy of the current epoch is maintained by the target task, which accepts for processing only packets having the correct epoch, unless the packet is tagged for guaranteed-once delivery. When a packet delivery is accepted, the target task sends a notification to the initiating task. If the initiating task does not receive the notification of delivery for the issued packet, the initiating task updates the epoch at both the target node and the initiating node and re-transmits the packet.Type: GrantFiled: February 1, 2008Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: Lakshminarayana B. Arimilli, Robert S. Blackmore, Chulho Kim, Hanhong Xue
-
Patent number: 7788439Abstract: A bus interface permits an upstream bandwidth and a downstream bandwidth to be separately selected. In one implementation a link control module forms a bidirectional link with another bus interface by separately configuring link widths of an upstream unidirectional sub-link and a downstream unidirectional sub-link.Type: GrantFiled: October 16, 2008Date of Patent: August 31, 2010Assignee: NVIDIA CorporationInventors: William P. Tsu, Colyn S. Case
-
Patent number: 7788427Abstract: Method and circuit for coupling a disk drive to a host are disclosed. The circuit includes a flash memory interface having interface signal lines in communication with the interface controller and the host, a buffer memory to store data received from the host and from the disk drive, a flash controller to emulate data transfer protocols of the disk drive using the interface signal lines over the flash memory interface, and a memory wrapper in communication with the interface controller and a buffer manager where the memory wrapper controls the buffering memory according to data transfer rates of the host and the disk drive.Type: GrantFiled: December 29, 2005Date of Patent: August 31, 2010Assignee: Marvell International Ltd.Inventor: Yun Yang
-
Patent number: 7769933Abstract: Bus communication for components of a system on a chip. In one aspect of the invention, a serializer for interfacing bus communications for a master in a bus system includes one or more shift registers that serialize information to send over a communication bus and deserialize information received from the communication bus. A mechanism provides parallel bus information from the master to the shift registers for serialization, where the mechanism provides deserialized information received from the shift registers to the master, and where the mechanism inserts one or more wait cycles in communication with the master during the serialization and deserialization.Type: GrantFiled: April 27, 2007Date of Patent: August 3, 2010Assignee: Atmel CorporationInventor: Rocendo Bracamontes Del Toro
-
Patent number: 7765335Abstract: A communication system complying with SPI-4 Phase 2 standard includes a local device, an opposing device, a first data channel to transfer payload data from the local to the opposing device, a second data channel opposed to the first data channel, and a first status channel to be able to transfer data from the local to the opposing device. The local device periodically outputs buffer status information of a data buffer for storing payload data received over the second data channel to the first status channel. Further, the local device inserts the buffer status information between the payload data according to a priority of the buffer status information in order to output the buffer status information to the first data channel. The opposing device controls to output payload data to the second data channel according to the buffer status information received over the first status channel and the first data channel.Type: GrantFiled: January 23, 2008Date of Patent: July 27, 2010Assignee: NEC Electronics CorporationInventor: Tomofumi Iima
-
Patent number: 7761620Abstract: A communications buffer and control unit that configure a USB connection endpoint are provided connected by a USB bus to a host device. The control unit changes the receive buffer size of a receive buffer where the communications buffer stores receive data, based on an instruction that is sent from the host device side through USB virtual serial communication, to enable the reception of real-time execution commands by the communications device. This enables the reception of real-time execution commands when the receive buffer on the communications device side is in a buffer-full state in data communications between a host device and a communications device.Type: GrantFiled: July 3, 2007Date of Patent: July 20, 2010Assignee: Citizen Holdings Co., Ltd.Inventor: Masaji Iwata
-
Patent number: 7761632Abstract: Bus communication for components of a system on a chip. In one aspect of the invention, a serializer for interfacing bus communications for a slave in a bus system includes one or more shift registers that serialize information to send over a communication bus and deserialize information received from the communication bus. A mechanism provides parallel bus information from a bus matrix to the shift registers for serialization and communication to the slave, where the mechanism provides deserialized information received from the shift registers to a bus matrix. The mechanism inserts one or more wait cycles in communication with the matrix during the serialization and deserialization.Type: GrantFiled: April 27, 2007Date of Patent: July 20, 2010Assignee: Atmel CorporationInventor: Rocendo Bracamontes Del Toro
-
Patent number: 7757017Abstract: Mechanisms for adjusting direction of data flow between input/output (I/O) bridges and I/O hubs based on real time traffic levels are provided. The mechanisms of the illustrative embodiments provide firmware and/or hardware for monitoring data flow through an I/O bridge loop and corresponding I/O hub in order to determine if a condition exists requiring reassignment of the direction each I/O bridge sends its data. In particular, the firmware/hardware determines whether a current traffic condition through the I/O bridges and I/O hub meets criteria indicative of one pathway through the I/O bridge loop being over-utilized while another pathway through the I/O bridge loop is under-utilized. If it is determined that such a condition exists, the configuration of the I/O bridges may be automatically modified to reassign which pathway is utilized by the I/O bridge in sending/receiving I/O data traffic through the I/O bridge loop.Type: GrantFiled: May 15, 2007Date of Patent: July 13, 2010Assignee: International Business Machines CorporationInventors: Chad J. Larson, Ricardo Mata, Jr., Michael A. Perez, Steven Vongvibool
-
Patent number: 7752349Abstract: The DMA data transfer apparatus includes a memory, a communication controller, a DMA controller having a plurality of DMA engines each of which transfers data by DMA to the communication controller from the memory, and a DMA control unit. The DMA control unit determines a division size of transfer data such that the DMA engine can transfer the data, issues a data transfer directive by the DMA to the DMA controller, and controls data transfer by the DMA. The DMA control unit transmits the determination information for determination of the termination of data transfer to the communication controller. The communication controller determines the termination of data transfer based on the determination information transmitted from the DMA control unit.Type: GrantFiled: May 26, 2006Date of Patent: July 6, 2010Assignee: Fujitsu LimitedInventors: Kensuke Ishida, Masaaki Nagatsuka, Hiroyuki Oka, Takuji Takahashi
-
Publication number: 20100169516Abstract: A method of and apparatus for communicating between a host and an agent. The method includes the step of performing a first transaction between a host controller and a hub. The hub is operable to perform a single transaction with an agent based on the first transaction. The method then includes the step of performing a second transaction between the host controller and the hub. The second transaction is based on the single transaction.Type: ApplicationFiled: March 8, 2010Publication date: July 1, 2010Inventors: John I. GARNEY, John S. Howard
-
Patent number: 7747795Abstract: A media access controller to adapt a rate of an output signal to a rate of an output medium is provided. The media access controller includes a register configured to output data to an external device, said register comprising a first input configured to control an output of the register and a second input configured to control an input to said register. The media access controller also includes a receiver configured to accept a signal from an external clock over the output medium and to provide said external clock signal to said first input of said register. An internal clock in the media access controller is configured to provide an internal clock signal from said internal clock to said second input of said register.Type: GrantFiled: June 25, 2008Date of Patent: June 29, 2010Assignee: Broadcom CorporationInventor: David Wong
-
Patent number: 7747796Abstract: Systems and methods for performing data transfer rate throttling o improve the effective data transfer rate for SATA storage devices. The data transfer rate is diluted by inserting ALIGN primitives when data is sent. The receiving device simply discards the ALIGN primitives. Therefore, the receive data FIFO does not fill as quickly and fewer flow control sequences are needed for flow control to prevent the receive data FIFO from overflowing. An advantage of using the ALIGN primitives instead of conventional flow control is that the round-trip handshake latency is not incurred to disable and later enable data transfers.Type: GrantFiled: December 20, 2007Date of Patent: June 29, 2010Assignee: NVIDIA CorporationInventors: Ambuj Kumar, Mark A. Overby
-
Patent number: 7739419Abstract: A data transfer control device includes a PATA I/F connected to a PATA bus, an SATA I/F connected to an SATA bus, and a sequence controller that controls a transfer sequence. The PATA I/F includes a task file register (TFR). The sequence controller suspends transmission of a register FIS corresponding to an ATA packet command issued by a host to a device, and performs a dummy setting that causes the host to issue an ATAPI packet command using the TFR. The sequence controller transmits the register FIS corresponding to the ATA packet command to the device after the host has issued the ATAPI packet command.Type: GrantFiled: May 20, 2008Date of Patent: June 15, 2010Assignee: Seiko Epson CorporationInventor: Kuniaki Matsuda
-
Patent number: 7739451Abstract: A method and apparatus is presented allowing multiple data pointers or addresses to be transferred without acknowledgment to Memory Controller (506) and Memory Controller (510) of Data Controller (500). Data is then transferred in response to the data pointers from BUFFER (512) and Buffer (514) and may be stalled during the transfer in favor of a second data transfer. Once the second data transfer finishes, the first data transfer may be completed.Type: GrantFiled: December 27, 2002Date of Patent: June 15, 2010Assignee: Unisys CorporationInventors: Gregory B. Wiedenman, Nathan A. Eckel, Joel B. Artmann
-
Patent number: 7734847Abstract: An apparatus and method for maximizing buffer utilization in an I/O controller using credit management logic contained within the I/O controller. The credit management logic keeps track of the number of memory credits available in the I/O controller and communicates to a chipset connected to the I/O controller the amount of available memory credits. The chipset may then send an amount of data to the I/O controller equivalent to or less than the communicated available amount of memory credits to reduce the occurrence of a “retry” event. The amount of available memory credits is determined by comparing the available memory in each buffer within the I/O controller and designating that the “available” amount of memory for the I/O controller is an amount equivalent to the amount of memory contained in the buffer with the least amount of available memory. This “available” amount of I/O controller memory may then be converted into memory credits and communicated to the chipset.Type: GrantFiled: April 30, 2008Date of Patent: June 8, 2010Assignee: Intel CorporationInventors: Mahesh U. Wagh, Wilfred W. Kwok, Sridhar Muthrasanallur
-
Patent number: 7734848Abstract: Described is a system and method for frequency offset testing. The system comprises an electronic device, a first testing device providing a reference clock signal at a first frequency to the electronic device, and a second testing device receiving data from the electronic device at the first frequency and transmitting data to the electronic device at a second frequency. The second frequency is equal to a product of the first frequency and a frequency offset value.Type: GrantFiled: November 8, 2006Date of Patent: June 8, 2010Assignee: Verigy (Singapore) Pte. Ltd.Inventor: Jinlei Liu
-
Publication number: 20100138567Abstract: A solution for reducing latency in a host computing device communicating with network-attached devices over a network. The host includes two network adapters that each support bidirectional communications with the host. The solution includes a dual module that represents the two network adapters as a single logical interface to both the host and the network-attached devices. An inbound module directs inbound data sent to the interface by the devices through one of the network adapters, while an outbound module directs outbound data sent to the interface by the host through the other. In one embodiment, the outbound module is responsible for intercepting data sent to the interface and sending it through the network adapter dedicated to outbound communications. The solution also includes a mode module to enable the latency reduction apparatus, and a collapse module that enables bidirectional communications through the remaining network adapter if a network adapter fails.Type: ApplicationFiled: December 2, 2008Publication date: June 3, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey D. Haggar, Maurice Isrel, JR., Bruce H. Ratcliff, Jerry W. Stevens, Edward Zebrowski, JR.
-
Patent number: 7730230Abstract: Apparatus having corresponding methods and computer programs comprise a plurality of interfaces to pass control frames; a memory to store configuration information; a select circuit to select one of the interfaces according to the configuration information; and a timing circuit to determine a time of passage of each control frame passing through the selected one of the interfaces.Type: GrantFiled: December 14, 2007Date of Patent: June 1, 2010Assignee: Marvell International Ltd.Inventor: Raghu Kondapalli
-
Patent number: 7725556Abstract: A computer system with concurrent direct memory access is provided including a computer node having a processor interface bus and a cut-through network interface controller installed on the processor interface bus. A data transfer is initiated through the cut-through network interface controller by starting a direct memory access to move data from a memory to a transmit buffer in the cut-through network interface controller and a network interface controller physical interface transmitting the data, to the computer node attached to a reliable network, before all of the data is in the transmit buffer.Type: GrantFiled: October 27, 2006Date of Patent: May 25, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Michael S. Schlansker, Erwin Oertli, Norm Jouppi
-
Patent number: 7711871Abstract: Embodiments of the present invention provide an interface device and method for command processing for commands requiring data flow in both directions on a Fiber Channel or other data transport protocol exchange. The commands can include proprietary commands, SCSI linked commands or other commands known in the art. According to one embodiment, an interface device can assign a command a data flow direction indicator. When a reply to the command is received, the interface device can determine if the reply is expected or unexpected based on the data flow direction specified by the data flow direction indicator. If the reply is unexpected, the interface device can determine whether to process the reply. According to one embodiment, the data flow direction indicator can be the exchange identification.Type: GrantFiled: August 30, 2004Date of Patent: May 4, 2010Assignee: Crossroads Systems, Inc.Inventors: John B. Haechten, John F. Tyndall
-
Patent number: 7711888Abstract: Systems and methods are disclosed for detecting a first device on a first bus issuing a read request for an amount of data to a second device on a second bus. The systems and methods further include detecting a bridge requesting a first portion of the data from the second device on behalf of the first device in response to the bridge receiving the read request, where the bridge couples the first bus to the second bus. In addition, the systems and methods include triggering the bridge to request an additional portion of the data on behalf of the first device.Type: GrantFiled: December 29, 2007Date of Patent: May 4, 2010Assignee: Texas Instruments IncorporatedInventor: Roy D. Wojciechowski
-
Publication number: 20100106866Abstract: A device provides a flow table. The device receives a data unit, determines a data flow associated with the data unit, determines whether the flow table includes an entry corresponding to the data flow, determines a current utilization of a group of output ports of the device, selects an output port, of the group of output ports, for the data flow based on the current utilization of the group of output ports when the flow table does not store an entry corresponding to the data flow, and stores the data unit in a queue associated with the selected output port.Type: ApplicationFiled: October 24, 2008Publication date: April 29, 2010Applicant: JUNIPER NETWORKS, INC.Inventors: Gunes AYBAY, Arthi Ayyangar
-
Patent number: 7702827Abstract: Device, system, and method of utilizing PCI Express packets having modified headers. For example, an apparatus includes a credit-based flow control interconnect device to generate a credit-based flow control interconnect Transaction Layer Packet in which one or more bits of an ID field carry non-ID data.Type: GrantFiled: June 29, 2007Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Giora Biran, Ilya Granovsky, Elchanan Perlin
-
Patent number: 7698478Abstract: In one embodiment, a system comprises at least one processor and a peripheral interface controller coupled to the processor. Further coupled to receive transactions from a peripheral interface, the peripheral interface controller is configured to accumulate freed credits for a given transaction type of a plurality of transaction types that are not yet returned to a transmitter on the peripheral interface. The peripheral interface controller is also configured to cause transmission of a flow control update transaction on the peripheral interface responsive to a number of the freed credits exceeding a threshold amount that is less than a total number of credits allocated to the given transaction type.Type: GrantFiled: September 19, 2006Date of Patent: April 13, 2010Assignee: Apple Inc.Inventors: James Wang, Choon Ping Chng, Mark D. Hayter, Ruchi Wadhawan
-
Patent number: 7698477Abstract: A method and apparatus is provided wherein a central Credit Controller Entity (CCE) is connected to a PCIE fabric environment by means of several buses. Flow Control information sent to the CCE over two of the buses indicates the buffer storage capacity that is available at respective Receiver components in the PCIE fabric. The CCE processes the Flow Control information, to generate updates that are sent by a third bus to Transmitter components corresponding to the Receivers. In one useful embodiment, directed to a method of Flow Control management, the CCE provides a repository adapted to store credit count information that represents the available storage capacity of respective Receivers. The method further comprises routing further credit count information from a given Receiver to the CCE, for storage in the repository, following each of successive events that affect the storage capacity of the given Receiver.Type: GrantFiled: November 30, 2005Date of Patent: April 13, 2010Assignee: LSI CorporationInventors: Jeffrey William Breti, Douglas Elliott Sanders, Harish Bharadwaj, Suparna Behera, Gordon Douglas Boyd, Richard John Bombard, Philip Waldron Herman, Jr.
-
Patent number: 7694045Abstract: A calculating apparatus, or system, having a plurality of stages, such as in a pipeline arrangement, has the clocking rail or conductor positioned alongside the stages. With a large number, i.e., hundreds, of stages arranged in parallel sub-arrays, the clocking conductor is snaked alongside the sub-arrays. In individual stages it is arranged that the shortest of the two calculations taking place in a stage, takes place in the return path. An array can be divided into separate sections for independent processing.Type: GrantFiled: January 6, 2006Date of Patent: April 6, 2010Inventors: Terence Neil Thomas, Stephen J. Davis
-
Publication number: 20100082852Abstract: In one embodiment, the present invention includes a method for receiving in a processor complex a first write request from a peripheral device, obtaining information of the processor complex responsive to the first write request, and transmitting a second write request from the processor complex to the peripheral device including the information. Other embodiments are described and claimed.Type: ApplicationFiled: September 29, 2008Publication date: April 1, 2010Inventor: Bryan R. White
-
Publication number: 20100082851Abstract: Techniques are disclosed for managing the flow of IO jobs from a client to a hardware device such that resource starvation is reduced without significantly impacting throughput. Each flow can be assigned an amount of time that a hardware device can deplete completing IO jobs from the client. When the allocated amount of time is used IO jobs associated with the client can be stored in a queue until the client obtains more time.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: Microsoft CorporationInventors: Dustin L. Green, Yau Ning Chin, Bruce L. Worthington
-
Patent number: 7689216Abstract: In one illustrative scanning and decoding method, a signal strength level of an RF signal on an RF channel is measured for a plurality of RF channels of an RF band. The act of measuring a signal strength level is repeated at least one time to obtain at least one other signal strength level of the RF signal. Subsequently, an averaging function is completed with use of the signal strength level and the at least one other signal strength level for identifying an averaged signal strength level of the RF signal. At least one optimal RF signal is then identified based on the averaged signal strength levels of the RF signals on the RF channels. In between the repeated acts of measuring signal strength levels of the RF signals, and prior to identifying the averaged signal strength levels, control information is decoded on at least one of the RF channels and stored in memory.Type: GrantFiled: November 16, 2005Date of Patent: March 30, 2010Assignee: Research In Motion LimitedInventor: Matthias Wandel
-
Patent number: 7689735Abstract: An interface requests instructions from a data store storing instructions of an application to be processed by a data processor, and receives and transmits the instructions to the data processor. The interface includes: an input that receives the instructions from the data store via at least one input bus; a buffer that stores received instructions; an output that outputs instructions to the data processing apparatus via the output bus; a control signal input that receives a control signal; and a buffer controller that controls the buffer to request an instruction subsequent to a previously received instruction within an instruction stream of the application from the data store in response to detection of no control signal on the control signal input and to detection of available buffer storage capacity.Type: GrantFiled: October 3, 2005Date of Patent: March 30, 2010Assignee: ARM LimitedInventors: Martinus Cornelis Wezelenburg, Dirk Duerinckx, Jan Guffens
-
Patent number: 7685332Abstract: A system for data processing comprises a host circuit (104) and an integrated circuit (102), the host circuit (104) being external to the integrated circuit (102). The integrated circuit (102) includes a plurality of programming elements (300), each element (300) including a host interface (606) for receiving data and a first control signal from the host circuit (104), a control interface (604) for receiving a second control signal. Each element (300) includes a crosspoint switch (318), and a register array (628) for receiving and storing data from the crosspoint switch (318) according to the first and second control signals, for receiving and storing data from the host interface (606) according to the first and second control signals, and for communicating stored data to the crosspoint switch (318) according to the first and second control signals.Type: GrantFiled: December 20, 2006Date of Patent: March 23, 2010Assignee: L3 Communications Integrated Systems, L.P.Inventors: Jerry William Yancey, Yea Zong Kuo
-
Patent number: 7672242Abstract: A traffic management device and the method thereof are disclosed. The traffic management device includes a control logic unit, a first counting unit, and a second counting unit. The traffic management method follows the dual leaky bucket mechanism. A first count value and a second count value are generated by the first counting unit and the second counting unit, respectively, such that the control logic unit controls the average rate by checking whether the first count value falls within the range of a first threshold and controls the peak rate by checking whether the second count value falls within the range of a second threshold. When both the conditions are satisfied, packets in the queue are transmitted. Thus, the network flow is controlled effectively.Type: GrantFiled: November 23, 2007Date of Patent: March 2, 2010Assignee: Realtek Semiconductor Corp.Inventors: Jin-Ru Chen, Chuen-Kuei Chang
-
Patent number: 7668099Abstract: A method of controlling transmission of data from a computer to a video client via an interface device, comprising: reading a register on the interface device to obtain a value indicating temporal proximity to an occurrence of a vertical blanking interval occurs, the value increased incrementally until a vertical blanking interval occurs, and then being reset; deriving a time value, the time value indicating the occurrence of a vertical blanking interval; sending an interrupt to a processor on the computer at the occurrence of the vertical blanking interval; and invoking code in response to an occurrence of the video blanking interval.Type: GrantFiled: December 23, 2003Date of Patent: February 23, 2010Assignee: Apple Inc.Inventors: Giovanni M. Agnoli, Andrew Yanowitz, John O. Abt, Samuel R. Bowman, James A. Delwiche, Jeffrey C. Dillon
-
Patent number: 7668980Abstract: Provided are a method, system, and article of manufacture, wherein a primary storage control unit receives an information unit from a remote host over a fiber channel connection, wherein persistent information unit pacing is implemented over the fiber channel connection. Information is maintained on how many large writes have been received at the primary storage control unit over at least one logical path established over the fiber channel connection between the primary storage control unit and the remote host, wherein a large write is an input/output (I/O) operation for which a number of data information units that are processed exceeds a default value of an information unit pacing credit.Type: GrantFiled: November 30, 2007Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Roger Gregory Hathorn, Bret Wayne Holley, Matthew Joseph Kalos
-
Patent number: 7668981Abstract: A method for controlling data traffic within a storage area network can be provided. The method can comprise analyzing data for a path in a storage area network to determine whether the path should be identified as a less preferred path, and controlling data traffic routing to avoid use of a path identified as a less preferred path. In some embodiments, the data can be obtained from a host bus adaptor in the path. In some embodiments, the controlling can comprise throttling traffic over a path identified as a less preferred path.Type: GrantFiled: March 28, 2007Date of Patent: February 23, 2010Assignee: Symantec Operating CorporationInventors: Venkata Sreenivasa Rao Nagineni, Siddhartha Nandi, Ameya P. Usgaonkar, Hari Krishna Vemuri
-
Patent number: 7660916Abstract: The present invention utilizes a single DMA engine to process the requests of active DMA channels competing for transfer of data over a single bus. The invention employs two identical sets of DMA request registers which are connected to a processor. These register sets are connected through a switching means to the DMA engine. While a first DMA transfer represented by a first set of registers is active, the process enables preparation of the next request in a second set of registers. Upon completion of the first DMA transfer, the DMA engine is switched to commence processing of the DMA request represented by the second set of registers.Type: GrantFiled: June 16, 2005Date of Patent: February 9, 2010Assignee: Agere Systems Inc.Inventors: Anatoly Moskalev, Parakalan Venkataraghaven
-
Patent number: 7660917Abstract: A method, system, and computer-usable medium for coupling a collection of devices to a bridge, wherein the collection of devices includes high-performance devices and low-performance devices, coupling a data bus to the bridge, utilizing a collection of transfer credits to allow transfer of commands to the collection of devices, transferring commands to the collection of devices only when at least one transfer credit is available, and in response to determining a number of transfer credits falls below a predetermined threshold, utilizing a command arbitration scheme that gives priority to commands to the high-performance devices among the collection of devices.Type: GrantFiled: March 2, 2006Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventors: Ronald E. Freking, Curtis C. Wollbrink
-
Patent number: 7657675Abstract: A method of dynamically allocating the amount of input/output (I/O) rate capacity to partitions in a computer system includes determining a total amount of I/O rate capacity and an economic value of each partition within the partitioned computer system. The economic value is defined as a performance-valued product established for each partition wherein the sum of all performance-value products for each partition defines a total economic value for the computer. The I/O rate to be allocated to each partition is calculated to be a portion of the total amount of I/O rate capacity where the portion allocated to each partition is proportional to the economic value of that respective partition. The calculated rate allocations are recorded in memory which is accessible to each partition. After recording, each partition regulates its I/O usage according to the recorded allocation.Type: GrantFiled: October 17, 2005Date of Patent: February 2, 2010Assignee: Unisys CorporationInventors: Philip Hoffman, Todd Little, Michael J. Saunders, James Thompson, Steven Clarke
-
Patent number: 7657669Abstract: A method, apparatus and program storage device for managing dataflow through a processing system is disclosed. A buffer monitor maintains and monitors a buffer full threshold to control the write throughput to a data bus.Type: GrantFiled: June 19, 2008Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Lih-Chung Kuo, Andrew Moy, Carol Spanel, Andrew D. Walls
-
Patent number: 7657668Abstract: A system synchronizes data flow between a first device and a second device. The system includes a data link that connects two or more devices that are capable of sending and receiving data through a bus. A capture device senses and transfer information through the bus. A ring buffer temporarily stores data transmitted through the bus. A read controller copies or reconstructs data in a length that is different from the length of the data received. A monitor detects underflow or overflow conditions into or out of the ring buffer and compensates for clock drift.Type: GrantFiled: August 16, 2006Date of Patent: February 2, 2010Assignee: QNX Software Systems (Wavemakers), Inc.Inventor: Alex Escott
-
Patent number: 7657681Abstract: In an arbitration circuit in which a shared circuit such as a memory is used exclusively by one of a plurality of functional blocks at a time, an access reservation request is issued from one of the functional blocks, and the access request associated with the access reservation request is reserved. Thereafter, when an access request is issued from another functional block, it is determined which one of the access reservation request and the access request from these functional blocks takes precedence. For example, if the access request from the latter functional block has a low priority level, the access reservation request is selected and the circuit waits for an access request from the functional block which has issued this access reservation request. In this manner, it is possible to avoid cancellation of a once-accepted access request and waiting for a high-priority access request.Type: GrantFiled: November 3, 2004Date of Patent: February 2, 2010Assignee: Panasonic CorporationInventor: Kazuhisa Tanaka