Counting, Scheduling, Or Event Timing Patents (Class 713/502)
  • Patent number: 8423815
    Abstract: An information processing device, such as cellular phone, includes a first timer set for executing count processing applied to a preassigned first processing, a second timer set for executing count processing applied to the preassigned first processing, a display state determination unit configured to determine a display state of a display unit, and a timer switching unit configured to select and set the first timer for the preassigned first processing at a time when the display state determination unit determines that the display unit is in an “ON” state and to select and set the second timer for the preassigned first processing at a time when the display state determination unit determines that the display unit is in an “OFF” state.
    Type: Grant
    Filed: April 23, 2008
    Date of Patent: April 16, 2013
    Assignee: Fujitsu Mobile Communications Limited
    Inventor: Yasuhiko Abe
  • Patent number: 8417981
    Abstract: A method and device for converting between different time domains at a local unit utilizing an processor is disclosed. Time counters to count time in at least two different formats are located locally at each unit. Once a time conversion is initiated, a time stamp is received by the processor and the time counter in the new time domain commences calculating an adjustment count. Once the converted time is received from the processor, the received time plus the adjustment count are summed to provide a time base for the new time domain. The time counters continue counting in their respective time domains after conversion.
    Type: Grant
    Filed: January 27, 2010
    Date of Patent: April 9, 2013
    Assignee: Ruggedcom Inc.
    Inventors: Yuri Luskind, Petru Ovidiu Lupas, Roger Moore
  • Patent number: 8413244
    Abstract: Techniques for classifying unknown files taking into account temporal proximity between unknown files and files with known classifications are disclosed. In response to a classification request for a target file, client systems hosting (or hosted) instances of the target file are identified. For each system, files created around the time the target file was created on the system are identified. Within the identified files, files with known classifications are identified, and a score is determined for each such file to measure temporal proximity between the creation of the file and the creation of the target file. Local temporal proximity scores aggregate the scores for the client system. Global temporal proximity scores measures an aspect of the local temporal proximity scores for all identified client systems. The global temporal proximity scores are fed into a classifier to determine a classification, which is returned in response to the classification request.
    Type: Grant
    Filed: November 11, 2010
    Date of Patent: April 2, 2013
    Assignee: Symantec Corporation
    Inventor: Carey S. Nachenberg
  • Publication number: 20130080819
    Abstract: A microcontroller has a central processing unit (CPU), a plurality of peripherals, and a programmable scheduler unit with: a timer being clocked by an independent clock signal; a comparator coupled with a timer register of said timer and having an output generating an output signal; an event register coupled with said comparator; a delta time register; and an arithmetic logic unit controlled by the output signal of the comparator and with first and second inputs and an output, wherein the first input is coupled with the timer register or the event register and the second input is coupled with the delta time register and the output is coupled with the event register.
    Type: Application
    Filed: September 28, 2011
    Publication date: March 28, 2013
    Inventors: Stephen Bowling, Igor Wojewoda
  • Patent number: 8407512
    Abstract: An apparatus for upgrading a standard PC system to a fail-safe computation system, comprising a plug device for plugging into the computation system, a memory module, a microcontroller, and a first device for generating a first time signal, wherein the microcontroller and the first device interact such that the computation system is provided with the first time signal through the plug device device.
    Type: Grant
    Filed: August 3, 2010
    Date of Patent: March 26, 2013
    Assignee: Siemens AG
    Inventors: Jens Kydles, Markus Walter
  • Patent number: 8407508
    Abstract: A serial bus clock frequency calibration system and a method thereof are disclosed herein. The system utilizes a first frequency calibration device, a second frequency calibration device and a third frequency calibration device to share the same oscillator as so to perform multi-stage clock frequency resolution calibrations for different frequency-tuning ranges. This can bring an optimal frequency resolution, greatly reduce system complexity and save element cost.
    Type: Grant
    Filed: September 16, 2010
    Date of Patent: March 26, 2013
    Assignee: Genesys Logic, Inc.
    Inventors: Wei-te Lee, Shin-te Yang, Wen-ming Huang
  • Publication number: 20130073891
    Abstract: A timer module having a status register is connectable to an external arithmetic unit and generates at least one activity signal for an internal signal of the timer module and/or an internal unit of the timer module and/or a process within the internal unit, and enters an activity status into a status register in the event of a determined activity, and allows the activity status to be polled and reset by the external arithmetic unit at times determined by the external arithmetic unit. Furthermore, the activity status entered into the status register remains until it is reset by the, external arithmetic unit.
    Type: Application
    Filed: March 16, 2011
    Publication date: March 21, 2013
    Inventor: Eberhard Boehl
  • Patent number: 8402302
    Abstract: An electronic timer system includes a counter-based time generator for continuously generating raw base time, and a translator for translating between raw base time and local precise time. The counter-based time generator is driven by an oscillator. The timer system further includes a temperature sensor placed in the proximity of the oscillator or a crystal used by the oscillator, and a look-up control table holding temperature values associated with corresponding control values representative of the configurable parameter value A. The look-up control table is generated when the timer system is synchronized with a synchronization source so that the temperature and control values are characteristic of the operation of the timer system in synchronization.
    Type: Grant
    Filed: June 12, 2009
    Date of Patent: March 19, 2013
    Assignees: IMSYS AB, Conemtech AB
    Inventors: Stefan Blixt, Christian Blixt
  • Publication number: 20130067265
    Abstract: An apparatus including an air filter for an air conditioning device, a warning device, a computer processor, a computer memory, a count setting device, and a reset device. The computer processor is programmed to set a value of a timer count variable to an operator input start value in the computer memory in response to the count setting device. The computer processor is programmed to count down the value of the timer count variable and when the value of the timer count variable has counted down to an alarm level, to activate the warning device. The reset device is actuated by an operator to cause the computer processor to deactivate the warning device and to reset the value of the timer count variable to the operator input start value, and to cause the value of the timer count variable to be counted down.
    Type: Application
    Filed: November 1, 2011
    Publication date: March 14, 2013
    Inventor: Larry Grayson
  • Patent number: 8397099
    Abstract: The present invention extends to methods, systems, and computer program products for using pulses to control work ingress. Generally, embodiments of the invention use a variable-speed clock for accepting work for lower-priority services. A clock rate is controlled by a load monitor. The load monitor periodically collects sensor measurements of resources available after allocations by higher-priority services. Based on the sensor measurements, the load monitor adjusts the clock speed up or down (i.e., depending on the amount of resources available after allocations by higher-priority services). At the boundary of the lower-priority service (e.g., where work enters the system), work requests are enqueued to be associated with a future pulse of the clock. Work is accepted or rejected based on a determination of whether the work request can be allocated a clock pulse within a defined period of time.
    Type: Grant
    Filed: September 10, 2010
    Date of Patent: March 12, 2013
    Assignee: Microsoft Corporation
    Inventors: Nicholas A. Allen, Justin D. Brown
  • Patent number: 8396917
    Abstract: According to the present invention, it is possible to rearrange an arrangement unit on an appropriate storage device at a more appropriate timing in a complex computer system.
    Type: Grant
    Filed: March 8, 2010
    Date of Patent: March 12, 2013
    Assignee: Hitachi, Ltd.
    Inventors: Tomoaki Kakeda, Takato Kusama, Nobuo Beniyama
  • Patent number: 8397098
    Abstract: A method for countervailing clock skew between a first clock signal and a second clock signal in a core logic circuit. The second clock signal is sampled based on the first clock signal in a sampling cycle to obtain a sampling result. When the sampling result indicates a non-compliant pattern, the phase of at least one of the first clock signal and the second clock signal is adjusted. Desirably, the core logic circuit keeps on working with the current first and second clock signals while continuing the sampling procedure of the second clock signal based on the first clock signal when the sampling result indicates a compliant pattern.
    Type: Grant
    Filed: October 24, 2007
    Date of Patent: March 12, 2013
    Assignee: Via Technologies, Inc.
    Inventor: Paul Su
  • Patent number: 8392686
    Abstract: A memory module includes several memory devices coupled to a memory hub. The memory hub includes several link interfaces coupled to respective processors, several memory controller coupled to respective memory devices, a cross-bar switch coupling any of the link interfaces to any of the memory controllers, a write buffer and read cache for each memory device and a read synchronization module. The read synchronization module includes a write pointer, a read pointer and a buffer. The write pointer is incremented in response to the receipt of read data. The read pointer increments in response to coupling of the read data from the memory hub. A comparator compares the read pointer an the write pointer, and the comparison is used to adjust the memory timing.
    Type: Grant
    Filed: September 18, 2008
    Date of Patent: March 5, 2013
    Assignee: Micron Technology, Inc.
    Inventors: Joseph M. Jeddeloh, Paul LaBerge
  • Patent number: 8386828
    Abstract: Circuits and methods are provided for estimating a latency through a FIFO buffer. A first detector detects first instances of a pattern in first data values serially written to a write port of the FIFO buffer. A second detector detects second instances of the pattern in second data values serially read from a read port of the FIFO buffer. The second data values are the first data values delayed by the latency through the FIFO buffer. A counter counts a count of active transitions of a sample clock signal. The counter starts on each detected first instance and stops on each detected second instances. The count provides an estimate of the latency of the FIFO buffer.
    Type: Grant
    Filed: June 16, 2010
    Date of Patent: February 26, 2013
    Assignee: Xilinx, Inc.
    Inventors: Sai Lalith Chaitanya Ambatipudi, Seu Wah Low, Christopher J. Borrelli, Loren Jones
  • Patent number: 8386667
    Abstract: This invention relates to techniques for managing the transmission and reception of data fragments that contains one or more data blocks using a single timer. One embodiment of the invention includes the following steps: processing the fragments sequentially, wherein each fragment has a processing index that corresponds to sequential processing of that fragment; processing each of the fragments until a termination upon meeting a first pre-defined condition; assigning a timer to an un-terminated fragment having a lowest processing index; starting said timer having a timeout value; and running said timer until the processing of said un-terminated fragment is terminated. This invention uses only one timer for each connection and therefore reduces memory and operational needs in the management of the data fragments that are being received or transmitted.
    Type: Grant
    Filed: August 26, 2008
    Date of Patent: February 26, 2013
    Assignee: Sun Management, LLC
    Inventors: Yalun Li, William Li
  • Patent number: 8384420
    Abstract: This invention is a method of operating a system having multiple finite state machines where each finite state machine generating a ready signal when its operation is complete. This invention selects a set of the finite state machines to participate in an operation. If one or more of the finite state machines are selected for operation, the method waits until all selected finite state machines generate the ready signal. If none of the finite state machines are selected for operation, the method waits until at least one non-selected finite state machine generates the ready signal. This waiting can be accomplished with a precharge-conditional discharge circuit used for voting.
    Type: Grant
    Filed: August 21, 2009
    Date of Patent: February 26, 2013
    Assignee: Texas Instruments Incorporated
    Inventor: Gary L. Swoboda
  • Publication number: 20130047023
    Abstract: Adaptive clocking schemes for synchronized on-chip functional Hocks are provided. The clocking schemes enable synchronous clocking which can be adapted according to changes in signal path propagation delay due temperature, process, and voltage variations, for example, in embodiments, the docking schemes allow for the capacity utilization of a logic path to be increased.
    Type: Application
    Filed: December 20, 2011
    Publication date: February 21, 2013
    Applicant: Broadcom Corporation
    Inventors: Paul Penzes, Mark Fullerton
  • Patent number: 8381234
    Abstract: A system for managing a application includes a clock unit outputting time signals, a storage unit storing an age table, a detection unit and a resetting unit. The application includes a logical pointer and a flag carrying a flag bit. The age table includes ordered logical headers and age values, each logical header associated with an age value, the logical pointer pointing to one logical header, the age value having an increment as the logical pointer moves forward along the logical headers. The detection unit receives the time signals and reads the flag bit and moves the logical pointer to a succeeding logical header with a first step if the flag bit changes and with a second step if the flag bit remains unchanged during interval between two time signals. The second step is larger than the first step. The resetting unit resets the flag bit.
    Type: Grant
    Filed: October 10, 2008
    Date of Patent: February 19, 2013
    Assignee: Hon Hai Precision Industry Co., Ltd.
    Inventor: Kim-Yeung Sip
  • Publication number: 20130042138
    Abstract: Apparatuses, master-slave detect circuits, memories, and methods are disclosed. One such method includes performing a master detect phase during which a memory unit in a memory group is determined to be a master memory unit, determining at each memory unit its location relative to other memory units, and determining at each memory unit its location in the memory group based on a total number of slave memory units and its location relative to other memory units.
    Type: Application
    Filed: August 12, 2011
    Publication date: February 14, 2013
    Applicant: Micron Technology, Inc.
    Inventors: Kang-Yong Kim, Jacob Robert Anderson, Huy Vo
  • Patent number: 8375239
    Abstract: Provided are a technique for high-speed switching between clock signals different in frequency, and a clock-control-signal-generation circuit which serves to generate a control signal for clock switching in a clock selector operable to switch between clock signals including a first clock signal based on first and second clock-stop-permission signals and a clock-resume-permission signal. The clock-control-signal-generation circuit includes: a before-switching clock processing unit; and an after-switching clock processing unit. In each of the before-and after-switching clock processing units, the high-frequency clock processing subunit and the low-frequency clock processing subunit take partial charges of processing of clock signals involved in the switching respectively, whereby the processing is speeded up.
    Type: Grant
    Filed: February 25, 2011
    Date of Patent: February 12, 2013
    Assignee: Renesas Electronics Corporation
    Inventors: Yoshikazu Nara, Yasuhiko Takahashi
  • Patent number: 8375231
    Abstract: A method is disclosed that includes receiving a classification voltage at a powered device from a network. The classification voltage includes a baseline voltage level that is below an operating voltage range of the powered device and includes a sequence of distinct signal elements derived from the classification voltage. The method further includes detecting a number of signal elements of the sequence of distinct signal elements. A current is drawn until the number of signal elements exceeds a predetermined number.
    Type: Grant
    Filed: July 28, 2010
    Date of Patent: February 12, 2013
    Assignee: Silison Laboratories Inc.
    Inventors: D. Matthew Landry, Russell J. Apfel
  • Patent number: 8370677
    Abstract: A time synchronized measurement system has a master device and a slave device. The master device and the slave device each have a time measurement device for assigning a corresponding time of sending and/or receiving a piece of measurement information. The master device also has a reference clock pulse-generating device for transmitting a reference clock signal to the slave device. The reference clock signal is modulated by a piece of information on a common time basis for the master device and the slave device.
    Type: Grant
    Filed: May 13, 2010
    Date of Patent: February 5, 2013
    Assignee: Tektronix, Inc.
    Inventors: Sven Foerster, Steffen Schmack, Michael Schuricht, Hans-Ulrich Vollmer
  • Patent number: 8364290
    Abstract: A method of machine control can include providing at least a system master signal, selectively synchronizing at least sub-system master signal to the system master signal based on the value of the system master signal, and carrying out at least one operation based on the value of the other master signal. For example, a machine controller may provide a system virtual master signal and synchronize one or more module virtual master signals to the system virtual master based on the system virtual master count value. One or more components of the module may operate based on the count value of the module virtual master signal. The use of an asynchronous control method may advantageously increase the flexibility of the machine. Because the operation of the components of the machine may depend on respective virtual master signals, a machine using asynchronous control methods may advantageously continue operating one component or module in the event of a fault involving other components.
    Type: Grant
    Filed: March 30, 2010
    Date of Patent: January 29, 2013
    Assignee: Kimberly-Clark Worldwide, Inc.
    Inventor: Kenneth Allen Pigsley
  • Patent number: 8359489
    Abstract: A serial interface engine generates a series of digital data according to a pair of differential signals received from a high-speed Universal Serial Bus host and/or a full-speed universal serial bus host. Then, a packet identification (PID) unit identifies a packet identification of a start of each frame and a first period between two consecutive packet identifications according to the series of digital data. A count comparator is used for generating a calibration signal to calibrate an output frequency of an oscillator according to the first period.
    Type: Grant
    Filed: October 18, 2010
    Date of Patent: January 22, 2013
    Assignee: Etron Technology, Inc.
    Inventors: Huan-Hsiang Shen, Chih-Kao Chen, Chien-Cheng Kuo
  • Patent number: 8352642
    Abstract: The present invention provides a method and apparatus of controlling an operational status of an electronic device which receives data through a HDMI port. The present invention determines whether to wake up the electronic device from the power saving mode according to counting numbers generated based on the transitions of signals within a time period.
    Type: Grant
    Filed: November 2, 2010
    Date of Patent: January 8, 2013
    Assignees: Himax Technologies Limited, Himax Media Solutions, Inc.
    Inventors: Mu-Hsien Hsu, Chih-Haur Huang
  • Publication number: 20120331331
    Abstract: A microcontroller includes a first voltage detector that detects whether a power supply voltage is equal to or lower than a first voltage value to generate a first signal, a second voltage detector that detects whether the power supply voltage is equal to or lower than a second voltage value to generate a second signal, the second voltage value being lower than the first voltage value, a real-time clock that includes a memory and a clock counter responsive to a clock signal, and a Central Processing Unit (CPU) that receives the first signal. The first voltage detector, the second voltage detector, the real-time clock and the CPU are formed on a single chip. The clock counter receives the second signal. The memory stores a first value according to a second signal, and stores a second value according to a setup of time information to the clock counter.
    Type: Application
    Filed: September 10, 2012
    Publication date: December 27, 2012
    Applicant: RENESAS ELECTRONICS CORPORATION
    Inventor: Masataka Nakano
  • Patent number: 8341453
    Abstract: A transmission apparatus that transmits data according to a protocol has a timer, a memory, a processor, and a transmission unit. The processor stores, in the memory, type data indicating a single type of time from a plurality of types of time that are to be measured according to the protocol. The transmission unit transmits data according to the protocol and starts the measurement of time of the type indicated by the type data stored in the memory using the timer after the data has been transmitted.
    Type: Grant
    Filed: September 12, 2008
    Date of Patent: December 25, 2012
    Assignee: Canon Kabushiki Kaisha
    Inventors: Daisuke Shiraishi, Kazuhiko Morimura
  • Patent number: 8341443
    Abstract: A secure real time clock (RTC) system is provided, comprising a secure RTC, a frequency signal generator, and a frequency adjuster connected between the secure RTC and the frequency signal generator to receive a signal having a first frequency from the frequency signal generator. On receipt of a first control signal the frequency adjuster outputs the signal having the first frequency to the secure RTC, and on receipt of a second control signal the frequency adjuster adjusts the signal having the first frequency to generate a signal having a second frequency, the second frequency being lower than the first frequency, and outputs the signal having the second frequency to the secure RTC.
    Type: Grant
    Filed: May 11, 2007
    Date of Patent: December 25, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Cor Voorwinden, Michael Priel
  • Patent number: 8327180
    Abstract: A microcomputer is provided having a memory card interface capable of correctly latching data even when a card such as an MMC card is connected thereto. In the microcomputer having an interface with an external device such as a memory card, the interface unit is provided with an output driver connected to an external terminal for outputting a clock signal to output the clock signal and with an equivalent load circuit capable of imparting, to the clock signal extracted from an arbitrary position in a stage previous to the output driver in a clock signal path, delay equivalent to delay resulting from an external load connected to the external terminal in order to generate a clock signal for latching data inputted from the memory card.
    Type: Grant
    Filed: June 3, 2011
    Date of Patent: December 4, 2012
    Assignee: Renesas Electronics Corporation
    Inventors: Kazuo Sakamoto, Naozumi Morino, Ikuo Kudo
  • Patent number: 8326364
    Abstract: As part of the protocol for Common Public Radio Interface/Open Base Station Architecture Initiative (CPRI/OBSAI) systems, timing circuits are used to calculate the “round trip” latency across CPRI/OBSAI links. Traditionally, these timing circuits have been plagued with numerous problems. Here, however, a timing circuit is provided that has improved latency measurement accuracy, reduced power consumption, and a reduced likelihood of detecting a false comma. This is generally accomplished through the use of double edge latching in combination with post processing circuit and single bit transmission between low and high speed clock domains.
    Type: Grant
    Filed: May 13, 2010
    Date of Patent: December 4, 2012
    Assignee: Texas Instruments Incorporated
    Inventors: Gary F. Chard, T-Pinn R. Koh, Yilun Wang
  • Patent number: 8321713
    Abstract: A fast data access circuit that has both a standard clock mode and a fast data access mode. The mode is selectable through a mode/configuration register. A configuration word loaded into the register has bits to indicate the desired mode and the input clock frequency. In the fast data access mode, a clock delay circuit uses the clock frequency setting bits to select a delay to be added to the input clock. The higher the clock frequency, the less the added delay. The delayed clock generates FIFO control signals to control a data FIFO register. During the fast data access mode, the data is output from the data FIFO register at a faster rate than in the standard clock mode.
    Type: Grant
    Filed: November 3, 2009
    Date of Patent: November 27, 2012
    Assignee: Micron Technology, Inc.
    Inventor: Dean Nobunaga
  • Publication number: 20120297233
    Abstract: Systems and methods are disclosed which relate to improving synchronization of clocks between a sender and a receiver communicating via an asynchronous serial interface. In a ring topology, a master device is connected to a plurality of slaves communicating using a bi-frequency encoded bit stream. A host device communicates with the master device using a non-return-to-zero data encoding. Each slave receives data from the master and sends it to the next slave in the ring unaltered unless the master indicates a requirement for a particular data, and transmits placeholder bits with a value of 0 around the ring. A particular slave can “fill-in” the placeholder bits with the information to be sent back to the master by inverting the placeholder bit. Clock synchronization between a receiving device and a transmitting device is improved using a fractional rate multiplier to generate a data sampling clock from a system clock.
    Type: Application
    Filed: May 20, 2011
    Publication date: November 22, 2012
    Applicant: TEXAS INSTRUMENTS INCORPORATED
    Inventor: John Ross
  • Patent number: 8316456
    Abstract: A system and method for providing modified rights information to an application on an electronic device. A centralized component monitors both a system clock and a secure clock. The centralized component calculates the difference between the time of the system clock and the time of the secure clock and thereafter modifies the access rights information for the application by the difference between the times. The modified access rights information is then presented to the application for use.
    Type: Grant
    Filed: December 30, 2004
    Date of Patent: November 20, 2012
    Assignee: Nokia Corporation
    Inventor: Juha Siukonen
  • Patent number: 8316147
    Abstract: Techniques are described for synchronizing multiple time-based data streams with independent clocks wherein relationships between clock rates of timing devices associated with the time-based data streams are determined, and based on these relationships, times in at least one of the time-based data streams may be translated to times in any of the other time-based data streams despite the data streams having independent clocks.
    Type: Grant
    Filed: June 15, 2010
    Date of Patent: November 20, 2012
    Assignee: Apple Inc.
    Inventors: James D. Batson, John S. Bushell, Gregory R. Chapman, Christopher L. Flick
  • Patent number: 8312309
    Abstract: A technique to promote determinism among multiple clocking domains within a computer system or integrated circuit, In one embodiment, one or more execution units are placed in a deterministic state with respect to multiple clocks within a processor system having a number of different clocking domains.
    Type: Grant
    Filed: March 5, 2008
    Date of Patent: November 13, 2012
    Assignee: Intel Corporation
    Inventors: Eric L. Hendrickson, Sanjoy Mondal, Larry Thatcher, William Hodges, Lance Hacking, Sankaran Menon
  • Patent number: 8312193
    Abstract: A master device sends a request to communicate with a slave device to a switch. The master device waits for a period of cycles the switch takes to decide whether the master device can communicate with the slave device, and the master device sends data associated with the request to communicate at least after the period of cycles has passed since the master device sent the request to communicate to the switch without waiting to receive an acknowledgment from the switch that the master device can communicate with the slave device.
    Type: Grant
    Filed: January 8, 2010
    Date of Patent: November 13, 2012
    Assignee: International Business Machines Corporation
    Inventors: Martin Ohmacht, Krishnan Sugavanam
  • Publication number: 20120278648
    Abstract: An apparatus having a first memory and a circuit is disclosed. The first memory may be configured to store a plurality of timers. Each of the timers may have a respective value that indicates an expiration time. A first one of the timers nearest to expiring is generally stored at a first address of the first memory. The circuit may be configured to (i) assert a signal in response to the respective value of the first timer matching a counter of time, (ii) read a second of the timers and a third of the timers both from a second address of the first memory, (iii) sort the second timer and the third timer to determine which expires next and (iv) replace the first timer by writing one of the second timer or the third timer that expires next into the first memory at the first address.
    Type: Application
    Filed: October 27, 2011
    Publication date: November 1, 2012
    Inventors: Elyar E. Gasanov, Ilya V. Neznanov, Yurii S. Shutkin, Andrey P. Sokolov, Pavel A. Panteleev
  • Patent number: 8300752
    Abstract: A structure for performing cross-chip communication with mesochronous clocks. The structure includes: a data delay line; a remote clock delay line; a structure that captures at least one value of a state of a delayed remote clock signal on the remote clock delay line; and a control that influences a delay associated with the data delay line and the remote clock delay line.
    Type: Grant
    Filed: August 15, 2008
    Date of Patent: October 30, 2012
    Assignee: International Business Machines Corporation
    Inventors: Malede W. Berhanu, Christopher D. Hanudel, Mark W. Kuemerle, David W. Milton, Clarence R. Ogilvie, Jack R. Smith
  • Patent number: 8294722
    Abstract: An interface apparatus and method are provided. The interface apparatus includes a level detecting unit detecting a level of an inputted control signal, a counter unit increasing or decreasing a count value according to the level detected in the level detecting unit, and a driving control unit outputting a driving control information mapped into a count value of the counter unit.
    Type: Grant
    Filed: November 13, 2006
    Date of Patent: October 23, 2012
    Assignee: LG Display Co., Ltd.
    Inventors: Han Young Hong, Hyun Ha Hwang
  • Patent number: 8291254
    Abstract: As part of the protocol for Common Public Radio Interface/Open Base Station Architecture Initiative (CPRI/OBSAI) systems, multiple data rates are supported, which are each supported by one or more reference clock frequencies. Traditionally, timing circuits presently used for the physical layer (PHY) paths to determine the data rates for the serial data have been plagued with numerous problems. Here, however, a circuit that performs an automatic rate sense (ARS) of high speed serial signals in a low speed digital domain is provided, which is also relatively easy to implement and robust.
    Type: Grant
    Filed: June 22, 2010
    Date of Patent: October 16, 2012
    Assignee: Texas Instruments Incorporated
    Inventors: Gary F. Chard, T-Pinn R. Koh
  • Patent number: 8281178
    Abstract: A clock object is provides, which includes a clock time and a monotonic time that are readable by the electronic device. The monotonic time is incremented every read of the monotonic time from the clock object. The clock object can also include an indication of a level of trust of the clock time.
    Type: Grant
    Filed: April 14, 2009
    Date of Patent: October 2, 2012
    Assignee: Seagate Technology LLC
    Inventor: Robert H. Thibadeau
  • Patent number: 8271824
    Abstract: A memory interface circuit includes a clock signal supply buffer configured to send a system clock signal which is supplied through a reference node, to a memory through a transmission line; a data strobe buffer configured to receive a data strobe signal supplied from the memory; a system clock synchronizing circuit configured to supply a data read from the memory to a logic circuit in synchronization with the system clock signal; and a delay detecting circuit provided at a front stage to the system clock synchronizing circuit and configured to detect a transmission delay from the clock signal supply buffer to the data strobe buffer. The delay detecting circuit generates a phase difference data indicating the transmission delay based on a difference between a phase of the system clock signal and a phase of the data strobe signal outputted from the data strobe buffer, and supplies the phase difference data to the system clock synchronizing circuit.
    Type: Grant
    Filed: October 29, 2009
    Date of Patent: September 18, 2012
    Assignee: Renesas Electronics Corporation
    Inventor: Reiko Kuroki
  • Patent number: 8271826
    Abstract: Write pointer generation units successively switch and indicate storage locations of data transmitted from a transmitter end LSI from plural buffers constituting FIFO circuits. A clock-step ring buffer delays a gated step signal to instruct an operation stop. When receiving the gated stop signal delayed by the clock-step ring buffer, the write pointer generation units stop switching instructions of the storage locations.
    Type: Grant
    Filed: August 22, 2008
    Date of Patent: September 18, 2012
    Assignee: Fujitsu Limited
    Inventor: Satoshi Nakagawa
  • Patent number: 8271770
    Abstract: A computer motherboard with automatically adjusted hardware parameter values restarts automatically and proceeds with overclocking or power-saving operation in case the computer motherboard hangs due to preceding overclocking or power-saving operation.
    Type: Grant
    Filed: March 4, 2009
    Date of Patent: September 18, 2012
    Assignee: MSI Computer (Shenzhen) Co., Ltd
    Inventors: Chung-Hsing Chang, Tung-Jung Tsai, Yu-Tsung Kao
  • Patent number: 8266466
    Abstract: The present invention relates to a synchronized timestamp mechanism in a packet processing system. This synchronized timestamp mechanism provides a globally synchronized counter value so counters located on separate packet processing cards can be synchronized. The synchronizing of these packet processing cards provides tracking of how long it takes for packets to be processed, provides the ability to generate packet headers that include sequence numbers for robust header compression, and allows the use of encryption protocols without a time reference signal. The synchronization is provided by sending the cards with counter value information and this information can be used to update the card's internal counter value information so that the card is synchronized with other cards.
    Type: Grant
    Filed: May 21, 2007
    Date of Patent: September 11, 2012
    Assignee: Cisco Technology, Inc.
    Inventors: Hamed Eshraghian, Werner Niebel, Matthew H. Harper
  • Patent number: 8261134
    Abstract: A multiprocessor computer system comprises one or more watchdog timers operable to detect failure of a memory operation based on passage of a certain timing period from a memory operation being issued without a valid response. An error handler is operable to take corrective action regarding the failed memory operation, such as to provide at least one of hardware state management and application state management.
    Type: Grant
    Filed: January 28, 2010
    Date of Patent: September 4, 2012
    Assignee: Cray Inc.
    Inventors: Dennis C. Abts, Steven L. Scott, Aaron F. Godfrey
  • Patent number: 8250399
    Abstract: Aspects of the disclosure provide a network device. The network device includes a first port coupled to a first device to communicate with the first device, and a clock wander compensation module. The first port recovers a first clock based on first signals received from the first device. The clock wander compensation module includes a global counter configured to count system clock cycles based on a system clock of the network device, and a first port counter configured to count first clock cycles based on the recovered first clock. Further, the first port transmits a first pause frame to the first device based on the global counter and the first port counter.
    Type: Grant
    Filed: January 7, 2010
    Date of Patent: August 21, 2012
    Assignees: Marvell International Ltd., Marvell Israel (M.I.S.L.) Ltd.
    Inventors: Tal Mizrahi, Carmi Arad, Martin White, Tsahi Daniel
  • Patent number: 8250398
    Abstract: An electric vehicle charging station, which does not include a battery-backed Real Time Clock, is in a charging station network managed by a charging station network server. Upon booting, the charging station requests actual real time from a remote source. While the charging station has not received the actual real time, it records the time of charging station specific events in a local system time format that resets when the charging station loses power. The charging station maintains the events recorded in their local system time until actual time is received. When actual real time is received, the charging station synchronizes its local system clock with the actual real time and converts the time of each event into real time format. When actual time is received, the charging station converts the time of each event into real time format. After the time of the events are converted to real time format, they are communicated to the charging station network server for further processing.
    Type: Grant
    Filed: February 19, 2010
    Date of Patent: August 21, 2012
    Assignee: Coulomb Technologies, Inc.
    Inventors: James Solomon, Hongfei Cheng
  • Patent number: 8245068
    Abstract: A device having a power supply monitoring capabilities, the device includes: a power supply unit; at least one real time clock generator counter adapted to receive a supply voltage from the power supply unit; a fixed value storage circuit that is un-accessible to software executed by a processor; wherein the fixed value storage circuit stores a fixed value; wherein the fixed value includes multiple bits; a volatile storage unit, being accessible to the processor; wherein the volatile storage unit is adapted to: (i) store a reset value after being reset; (ii) receive the fixed value during an initialization state; and (iii) store the fixed value until being reset; wherein the volatile storage unit is designed such that there is a low probability that the reset value equals the fixed value; and a comparator adapted to provide a tamper indication if the fixed value stored at the fixed value storage circuit differs from a value stored at the volatile storage unit.
    Type: Grant
    Filed: October 27, 2006
    Date of Patent: August 14, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Michael Priel, Asaf Ashkenazi, Dan Kuzmin
  • Patent number: 8239703
    Abstract: A method controls time based signals that are outputted from at least two processes of unit. A first signal is converted into a first signal value and indicates over a first time range of a first process with a first defined start time and a defined end time, in which present time is signalized by a spatially extensible and uniformly highlighted portion of the first time range defined between the first start time and the present time. A second signal is converted into a second signal value and indicates over a second time range of a second process with a second defined start time and free of an end time, in which the present time is signalized by a spatially extensible portion of the second time range onto which a variably highlighted and superposed section is overlaid, the section being defined between the second start time and the present time.
    Type: Grant
    Filed: August 10, 2009
    Date of Patent: August 7, 2012
    Assignee: Siemens Aktiengesellschaft
    Inventors: Giorgio Corsini, Laurent Cloutot