Delay Patents (Class 365/194)
-
Patent number: 10236042Abstract: A method in a clocked integrated circuit receiving an input clock signal having a clock frequency and a command signal for accessing a memory element in the clocked integrated circuit. The method detects the input clock signal having a clock frequency above or below a frequency threshold. The method generates a clock detect output signal having a first logical state in response to the clock frequency being below the frequency threshold and generates the clock detect output signal having a second logical state in response to the clock frequency being above the frequency threshold. The method delays the command signal by a first timing latency to generate a timing adjusted control signal where the first timing latency is one or more clock periods of the input clock signal. Finally, the method adjusts the first timing latency in response to the clock detect output signal.Type: GrantFiled: October 28, 2016Date of Patent: March 19, 2019Assignee: Integrated Silicon Solution, Inc.Inventors: Steven Eaton, Matthew Manning
-
Patent number: 10222412Abstract: An IC degradation sensor is disclosed. The IC degradation management sensor includes an odd number of first logic gates electrically connected in a ring oscillator configuration, each first logic gate having an input and an output. Each first logic gate further includes a first PMOS transistor, a first NMOS transistor and a second logic gate having an input and an output. The input of the second logic gate is the input of the first logic gate, and the drains of the first PMOS transistor and the first NMOS transistor are electrically connected to the output of the second logic gate, and the output of the second logic gate is the output of the first logic gate.Type: GrantFiled: June 1, 2016Date of Patent: March 5, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Zeng Kang, Chih-Hsien Chang, Wen-Shen Chou, Yung-Chow Peng
-
Patent number: 10193819Abstract: Customers of shared resources in a multi-tenant environment can have token buckets allocated that have an associated depth and fill rate, with each token enabling the customer to obtain an amount of work from a shared resource. A resource management system can monitor one or more system or output metrics, and can adjust a global fill rate based at least in part upon values of the monitored metrics. Such an approach can provide a fair distribution of work among the customers, while ensuring that the metrics stay within acceptable ranges and there are no drastic changes in performance levels of the system. The fill rate can update dynamically with changes in the monitored parameters, such that the system can float near an equilibrium point. Commitments for specific minimum service levels also can be met.Type: GrantFiled: March 9, 2017Date of Patent: January 29, 2019Assignee: Amazon Technologies, Inc.Inventors: Tate Andrew Certain, James R. Hamilton
-
Patent number: 10192612Abstract: The present invention provides a memory cell of a static random access memory based on resistance reinforcement, which includes a latch circuit and a bit selection circuit. The latch circuit consists of two PMOS transistors P1 and P2, two NMOS transistors N1 and N2, a first resistance-capacitance network and a second resistance-capacitance network. The bit selection circuit consists of NMOS transistors N5 and N6. The latch circuit form four storage nodes X1, X1B, X2, X2B. Compared to the conventional memory cell of a 6T structure, a resistance-capacitance network is added, so that without changing the original read operation circuit and without obviously increasing complexity, the memory cell is prevented from having single event upset at a cost of increasing a small amount of area, thus ensuring correctness of data.Type: GrantFiled: March 27, 2015Date of Patent: January 29, 2019Assignee: Institute of Automation Chinese Academy of SciencesInventors: Jingqiu Wang, Li Liu, Liang Chen
-
Patent number: 10192629Abstract: A programmable memory including a self-latching read data path. A sense amplifier senses the voltage level at a bit line, the bit line communicating the data state of a selected memory cell in its associated column. A data latch coupled to the output of the sense amplifier passes the sensed data state. Set-reset logic is provided that receives the output of the data latch in the read data path and, in response to a transition of the data state in a read cycle, latches the data latch and isolates it from the sense amplifier. The set-reset logic resets the data latch at the start of the next read cycle. In some embodiments, a timer is provided so that the latch is reset after a time-out period in a long read cycle in which no data transition occurs.Type: GrantFiled: January 15, 2018Date of Patent: January 29, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yunchen Qiu, David J. Toops, Harold L. Davis
-
Patent number: 10185652Abstract: An example apparatus includes a first semiconductor chip and a second semiconductor chip; and a first via and a plurality of second vias coupling the first semiconductor chip and the second semiconductor chip. The first semiconductor chip provides a first timing signal to the first via and further provides first data responsive to the first timing signal to the plurality of second vias. The second semiconductor chip receives the first timing signal from the first via and the first data from the plurality of second vias and further provides the first data responsive to the first timing signal, when the first semiconductor chip is designated, and provides a second timing signal and further provides second data responsive to the second timing signal, when the second semiconductor chip is designated.Type: GrantFiled: May 26, 2017Date of Patent: January 22, 2019Assignee: Micron Technology, Inc.Inventors: Seiji Narui, Homare Sato, Chikara Kondo
-
Patent number: 10153031Abstract: An apparatus includes a first word line, a second word line and a control. The second word line is contiguous to the first word line. The control circuit includes a first defective address storing circuit and a first detection circuit. The first defective address storing circuit stores first enable information along with first defective address. The first enable information indicates whether or not the second word line is functional. The first detection circuit provides a first signal when the first word line is accessed. The first signal indicates whether or not the second word line is functional. The control circuit activates the second word line when the first signal indicates that the second word line is functional and does not activate the second word line when the first signal indicates that the second word line is not functional.Type: GrantFiled: February 5, 2018Date of Patent: December 11, 2018Assignee: Micron Technology, Inc.Inventor: Hiroshi Akamatsu
-
Patent number: 10133298Abstract: A memory system including a memory controller with channel interfaces connecting memory groups via channels. Each channel interface communicates control, address and/or data (CAD) signals to a channel-connected memory group synchronously with a slave clock derived from an input clock. The various slave clocks being uniquely generated by application of channel interface specific phase/frequency modulation or temporal delay, such that the respective CAD signals are characterized by skewed transition timing.Type: GrantFiled: January 14, 2016Date of Patent: November 20, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Jin Cho, Jae-Geun Park, Young-Kwang Yoo, Soon-Suk Hwang
-
Patent number: 10120591Abstract: During a command/address calibration mode, a memory controller may transmit multiple cycles of test patterns as signals to a memory device. Each cycle of test pattern signals may be transmitted at an adjusted relative phase with respect to a clock also transmitted to the memory device. The memory device may input the test pattern signals at a timing determined by the clock, such as rising and/or falling edges of the clock. The test pattern as input by the memory device may be sent to the memory controller to determine if the test pattern was successfully transmitted to the memory device during the cycle. Multiple cycles of test pattern transmissions are evaluated to determine a relative phase of command/address signals with respect to the clock for transmission during operation of the system.Type: GrantFiled: April 25, 2018Date of Patent: November 6, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Young-Jin Jeon
-
Patent number: 10109327Abstract: Apparatuses, multi-memory systems, and methods for controlling data timing in a multi-memory system are disclosed. An example apparatus includes a plurality of memory units. In the example apparatus, a memory unit of the plurality of memory units includes a memory configured to provide associated read data to a data pipeline based on row control signals and column control signals. The memory unit further includes local control logic configured to provide the row control signals and the column control signals to the memory, and a configurable delay circuit coupled between the local control logic and the memory, the configured to delay receipt of the column control signals to the memory.Type: GrantFiled: June 19, 2017Date of Patent: October 23, 2018Assignee: Micron Technology, Inc.Inventors: Tsugio Takahashi, Zer Liang
-
Patent number: 10095653Abstract: Methods and apparatuses relating to measuring propagation delays through USB retimers are described. In one embodiment, a retimer apparatus includes a receiver to receive a data block and a timestamp for the data block from an upstream device, a buffer to store the data block and the timestamp for transmittal, a controller to modify the timestamp to generate a modified timestamp that includes a time from a receipt of a first portion of the data block in the buffer until a transmittal of the first portion of the data block from the buffer, and a transmitter to transmit the data block and the modified timestamp to a downstream device.Type: GrantFiled: April 2, 2016Date of Patent: October 9, 2018Assignee: Intel CorporationInventor: Steven B. McGowan
-
Patent number: 10073989Abstract: Methods, circuits, and systems for preventing data remanence in memory systems are provided. Original data is stored in a first memory, which may be a static random access memory (SRAM). Data is additionally stored in a second memory. Data in the first memory is periodically inverted, preventing data remanence in the first memory. The data in the second memory is periodically inverted concurrently with the data in the first memory. The data in the second memory is used to keep track of the inversion state of the data in the first memory. The original data in the first memory can be reconstructed performing a logical exclusive-OR operation between the data in the first memory and the data in the second memory.Type: GrantFiled: May 8, 2017Date of Patent: September 11, 2018Assignee: Altera CorporationInventors: Bruce B. Pedersen, Dirk A. Reese
-
Patent number: 10056883Abstract: An SR latch circuit with single gate delay is provided. The circuit has an enable input and an SR latch. There is first input stage having an input for receiving a set input and having an output for producing a first component of the SR latch circuit output, the first input stage having only one transistor that receives the enable input, the first input stage becoming transparent while enabled, the first input stage having a single gate delay between the input of the first input stage and the output of the first input stage. There is a second input stage having an input for receiving a reset input and having an output for producing a second component of the SR latch circuit output, the second input stage having only one transistor that receives the enable input, the second input stage becoming transparent while enabled, the second input stage having a single gate delay between the input of the second input stage and the output of the second input stage.Type: GrantFiled: March 6, 2017Date of Patent: August 21, 2018Assignee: INPHI CORPORATIONInventor: Travis William Lovitt
-
Patent number: 10037213Abstract: A system-on-chip includes a processing core and a memory controller connected between the core and an external memory. A clock divider receives an internal clock signal and outputs a divided clock signal. The memory controller uses the divided clock signal to establish an interface communication frequency with the memory. A boot control logic circuit, connected to the clock divider, compares a check data pattern to a predefined data pattern read from the memory by the memory controller at the interface frequency. When the predefined and check data patterns do not match, the boot control logic circuit instructs the clock divider to adjust the divided clock signal to change the interface frequency, after which the predefined data pattern reading and comparison are repeated, and when the predefined and check data patterns match, the memory controller reads a boot program, executed by the core, from the memory at the interface frequency.Type: GrantFiled: September 19, 2016Date of Patent: July 31, 2018Assignee: NXP USA, INC.Inventors: Prabhakar Kushwaha, Poonam Aggrwal, Rajkumar Agrawal, Prabhjot Singh
-
Patent number: 10032490Abstract: A sense amplifier (SA) comprises a semiconductor substrate having an oxide definition (OD) region, a pair of SA sensing devices, a SA enabling device, and a sense amplifier enabling signal (SAE) line for carrying an SAE signal. The pair of SA sensing devices have the same poly gate length Lg as the SA enabling device, and they all share the same OD region. When enabled, the SAE signal turns on the SA enabling device to discharge one of the pair of SA sensing devices for data read from the sense amplifier.Type: GrantFiled: October 10, 2016Date of Patent: July 24, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yen-Huei Chen, Chien Chi Linus Tien, Kao-Cheng Lin, Jung-Hsuan Chen
-
Patent number: 10027316Abstract: A clock buffer circuit is provided. The clock buffer circuit receives an input clock signal and generates a delay clock signal. The clock buffer circuit includes an input circuit, an output circuit, a first delay path, and a second delay path. The input circuit receives the input clock signal and generates an output clock signal according to the input clock signal. The output circuit generates the delay clock signal. The first delay path is coupled between the input circuit and the output circuit. The second delay path is coupled between the input circuit and the output circuit. The input circuit selectively provides the output clock signal to a first specific delay path among the first and second delay paths according to a control signal. The output circuit receives the output clock signal which passes through the first specific delay path and outputs the delay clock signal.Type: GrantFiled: August 22, 2016Date of Patent: July 17, 2018Assignee: MEDIATEK INC.Inventors: Yi-Feng Chen, Ya-Shih Huang, Chun-Sheng Huang, Yiwei Chen
-
Patent number: 10026161Abstract: Provided are an apparatus and method for performing a Fourier transform. A method of performing a Fourier transform may include generating intermediate data by performing a one-dimensional fast Fourier transform (1D FFT) on data in a column direction, storing the intermediate data in a cell array in the column direction, reading out the intermediate data from the cell array in a row direction; and generating final data by performing a 1D FFT on the read-out intermediate data.Type: GrantFiled: September 20, 2016Date of Patent: July 17, 2018Assignees: SAMSUNG ELECTRONICS CO., LTD., University of Seoul Industry Cooperation FoundationInventors: Hojung Kim, Kichul Kim, Hongseok Lee
-
Patent number: 10014043Abstract: A memory device including a command window generator is provided. The command window generator is configured to generate a delay signal by converting a delay time between a clock signal input to a write path circuit and a clock signal output to a write path replica circuit into a number of cycles of an internal clock signal, by using the write path circuit and the write path replica circuit, and generate a command window to correspond to a data window using the delay signal. The delay window may correspond to a burst length of write data.Type: GrantFiled: May 26, 2017Date of Patent: July 3, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sukyong Kang, Hun-Dae Choi
-
Patent number: 9990985Abstract: A memory device includes a memory array that comprises at least a bit cell configured to store a data bit; a tracking circuit, coupled to the memory array, and configured to provide an enable signal in response to a first timing edge of a clock signal, wherein the enable signal emulates an electrical signal path propagating the memory array; and a control logic circuit comprising a timing control engine coupled to the tracking circuit, wherein the timing control engine is configured to select a faster timing edge between a second timing edge of the clock signal and a third timing edge of the enable signal so as to terminate an ongoing operation of the bit cell.Type: GrantFiled: February 9, 2017Date of Patent: June 5, 2018Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuoyuan Hsu, Sung-Chieh Lin
-
Patent number: 9972372Abstract: A signal shifting circuit may include a bank selection signal generation unit suitable for generating a bank selection signal synchronized with a first clock in response to a bank address and an internal write signal; and a shifting device suitable for generating a shifted bank selection signal by shifting the bank selection signal by a number of times according to latency information and for advancing a phase of the shifted bank selection signal whenever shifting the bank selection signal once or more so that the shifted bank selection signal is synchronized with a second clock having a phase leading a phase of the first clock.Type: GrantFiled: May 31, 2016Date of Patent: May 15, 2018Assignee: SK Hynix Inc.Inventors: Hyun-Sung Lee, Chun-Seok Jeong
-
Patent number: 9966120Abstract: A data sensing circuit may include a pair of first signal lines, and a pair of second signal lines precharged with a first power supply voltage. The data sensing circuit may also include a line level control block configured for applying a second power supply voltage to any one signal line of the pair of second signal lines in response to a read command.Type: GrantFiled: December 27, 2016Date of Patent: May 8, 2018Assignee: SK hynix Inc.Inventor: One Gyun Na
-
Patent number: 9965183Abstract: In an embodiment, a method is provided for processing data in a storage device, and a storage device. The method includes writing data according to a write command received from a processor. The method also includes determining whether a predetermined write restriction time has elapsed. The method also includes discontinuing the data writing upon expiration of the predetermined write restriction time.Type: GrantFiled: December 30, 2014Date of Patent: May 8, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Woo-Sung Lee, Dong-Jun Shin
-
Patent number: 9959917Abstract: An output timing control circuit of a semiconductor apparatus may include a strobe signal generation path configured to control a latency and a delay time of an internal signal, and generate a strobe signal. The output timing control circuit may include a first detection block configured to detect a phase difference of the strobe signal and a clock signal, and control the delay time according to the detected phase difference. The output timing control circuit may include a second detection block configured to detect a latency difference of the strobe signal and the internal signal, and control the latency according to the detected latency difference. The internal signal may be generated according to a preset timing of a command received by the strobe signal generation path.Type: GrantFiled: December 17, 2014Date of Patent: May 1, 2018Assignee: SK hynix Inc.Inventor: Dong Uk Lee
-
Patent number: 9959912Abstract: A memory includes a memory cell, one bitline coupled to the memory cell, a sense amplifier coupled to the one bitline, a timing circuit configured to enable the sense amplifier during a read operation, a control circuit configured to enable the sense amplifier independent of the timing circuit, and a pull-up circuit configured to pull up the one bitline while the sense amplifier is enabled by the control circuit. The method includes enabling a sense amplifier in a read operation by a timing circuit. The sense amplifier is coupled to at least one bitline, and the at least one bitline is coupled to a memory cell. The method further includes enabling the sense amplifier independent of the timing circuit in a second operation and pulling up the at least one bitline by a pull-up circuit while the sense amplifier is enabled in the second operation.Type: GrantFiled: February 2, 2016Date of Patent: May 1, 2018Assignee: QUALCOMM IncorporatedInventors: Chulmin Jung, Fahad Ahmed, Sei Seung Yoon, Keejong Kim
-
Patent number: 9905278Abstract: Some embodiments include apparatuses and methods having non-volatile memory cells, a data line associated with a group of non-volatile memory cells of the non-volatile memory cells, a first transistor coupled to the data line and a node, a second transistor coupled to the node and an additional node, a pull-up component coupled to the node and a supply node, and an additional pull-up component coupled to the additional node and the supply node.Type: GrantFiled: September 21, 2015Date of Patent: February 27, 2018Assignee: Intel CorporationInventor: Jaydeep Kulkarni
-
Patent number: 9892032Abstract: A method and system are disclosed that monitor and control random cache read operations. Random cache read operation may occur until the expiration of a timer. Upon expiration of the timer, the current random cache read sequence is terminated and new received read commands will not use this sequence. A flash controller may either use a page read operation or initiate a new random cache read sequence.Type: GrantFiled: February 7, 2013Date of Patent: February 13, 2018Assignee: SanDisk Technologies LLCInventors: Shay Benisty, Tal Sharifie, Yair Baram
-
Patent number: 9891837Abstract: According to one embodiment, a memory system includes a memory and a memory controller. The memory includes a first buffer and a memory cell array. The memory controller includes a second buffer for receiving first data from a host. The memory controller transfers the first data to the first buffer without accumulating a predetermined size of the first data in the second buffer. The memory controller creates second data in the first buffer and programs the second data created in the first buffer into the memory cell array. The second data is formed of a plurality of third data. The third data is first data received from the memory controller by the memory. The size of the second data is equal to a size of a unit in which to program into the memory cell array.Type: GrantFiled: February 12, 2015Date of Patent: February 13, 2018Assignee: Toshiba Memory CorporationInventors: Yoshihisa Kojima, Tatsuhiro Suzumura, Tokumasa Hara, Hiroyuki Moro, Yohei Hasegawa, Yoshiki Saito
-
Patent number: 9892788Abstract: It is required to store data to be stored for a holding period required for this data and then erase the data while suppressing power consumption. A memory device 10 to solve such a problem has the following configuration. The memory device 10 includes an ReRAM (resistance random access memory) 100 and a storage controller 101. The storage controller 101 performs control to store, in a storing condition according to a holding period required for data to be stored, the data in the ReRAM 100.Type: GrantFiled: July 30, 2016Date of Patent: February 13, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Kazuya Uejima
-
Patent number: 9886998Abstract: The present disclosure relates to semiconductor structures and, more particularly, to sensing circuit for a memory and methods of use. The memory includes a self-referenced sense amp that is structured to calibrate its individual pre-charge based on a trip-point, with autonomous pre-charge activation circuitry that starts pre-charging a sense-line on each unique entry as soon as a sense has been performed or completed.Type: GrantFiled: June 7, 2016Date of Patent: February 6, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Qing Li, Wei Zhao, Xiaoli Hu
-
Patent number: 9881687Abstract: A programmable memory including a self-latching read data path. A sense amplifier senses the voltage level at a bit line, the bit line communicating the data state of a selected memory cell in its associated column. A data latch coupled to the output of the sense amplifier passes the sensed data state. Set-reset logic is provided that receives the output of the data latch in the read data path and, in response to a transition of the data state in a read cycle, latches the data latch and isolates it from the sense amplifier. The set-reset logic resets the data latch at the start of the next read cycle. In some embodiments, a timer is provided so that the latch is reset after a time-out period in a long read cycle in which no data transition occurs.Type: GrantFiled: August 25, 2016Date of Patent: January 30, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Yunchen Qiu, David J. Toops, Harold L. Davis
-
Patent number: 9870813Abstract: A semiconductor device includes: a command decoding unit suitable for decoding external command signals to generate an internal command signal; and a pulse control unit suitable for controlling a pulse width of the internal command signal.Type: GrantFiled: September 23, 2015Date of Patent: January 16, 2018Assignee: SK Hynix Inc.Inventor: Choung-Ki Song
-
Patent number: 9853800Abstract: Method and radio node (500) for controlling a change of communication mode between transmit mode and receive mode according to a Time Division Duplex, TDD, scheme. The radio node has at least two parallel branches (504, 06) for transmission and reception of radio signals, wherein the branches currently operate in a first communication mode. The radio node obtains one or more indication signals (S1A, S1B) generated by one or more of the branches to indicate that the first mode has been turned off. When it is determined that the first communication mode has not been turned off in a faulty branch, e.g. by not receiving an indication signal in time from that branch, the first mode is disabled in the faulty branch, and/or the faulty branch is reported to a supervision center (510). Thereby, it can be discovered when one of the branches is misaligned or otherwise faulty and suitable actions can be taken for repairing or replacing the faulty branch.Type: GrantFiled: December 21, 2011Date of Patent: December 26, 2017Assignee: TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)Inventors: Alireza Nejatian, Youp Su
-
Patent number: 9837162Abstract: A semiconductor device that can rapidly stabilize a control voltage for controlling an electric current source is provided. A semiconductor device includes a filter circuit that is provided between a control voltage generation circuit and an electric current source and removes noise of the control voltage. The filter circuit includes a first resistive element that is provided between the control voltage generation circuit and an output node that outputs the control voltage, a first capacitive element that is provided between the output node and a first voltage, a second capacitive element that is coupled between the output node and the first voltage via a first switch element. The second capacitive element is coupled between the first voltage and a second voltage when the first switch element is non-conductive. The second capacitive element is coupled with the first capacitive element through the output node when the first switch element is conductive.Type: GrantFiled: November 29, 2016Date of Patent: December 5, 2017Assignee: Renesas Electronics CorporationInventors: Masayuki Kawae, Takafumi Noguchi, Atsuo Yoneyama
-
Patent number: 9824729Abstract: A memory macro includes a first memory cell array, a first tracking circuit and a first pre-charge circuit. The first tracking circuit includes a first set of memory cells configured as a first set of loading cells responsive to a first set of control signals, a second set of memory cells configured as a first set of pull-down cells responsive to a second set of control signals, and a first tracking bit line coupled to the first set of memory cells and the second set of memory cells. The first set of pull-down cells and the first set of loading cells are configured to track a memory cell of the first memory cell array. The first pre-charge circuit is coupled to the first tracking bit line, and is configured to charge the first tracking bit line to a pre-charge voltage level responsive to a third set of control signals.Type: GrantFiled: February 16, 2017Date of Patent: November 21, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Kuo Su, Cheng Hung Lee, Chiting Cheng, Hung-Jen Liao, Jonathan Tsung-Yung Chang, Yen-Huei Chen, Pankaj Aggarwal, Jhon Jhy Liaw
-
Patent number: 9754681Abstract: A radiation hardened memory cell includes an odd number of storage elements configured to redundantly store an input data logic signal. The storage elements include output lines for outputting respective logic signals having respective logic values. A logic combination network receives the respective logic signals and is configured to generate an output signal having a same logic value as a majority of the logic signals output from the storage elements. An exclusive logic sum circuit receives the respective logic signals output from the storage elements and is configured to produce a refresh of the logic data signal as stored in the storage elements when one of the logic signals output from the storage elements undergoes a logic value transition due to an error event.Type: GrantFiled: March 1, 2017Date of Patent: September 5, 2017Assignee: STMicroelectronics S.r.l.Inventors: Ignazio Bruno Mirabella, Salvatore Pappalardo, Calogero Ribellino, Alessandro Nicolosi
-
Patent number: 9715909Abstract: Apparatuses, multi-memory systems, and methods for controlling data timing in a multi-memory system are disclosed. An example apparatus includes a plurality of memory units. In the example apparatus, a memory unit of the plurality of memory units includes a memory configured to provide associated read data to a data pipeline based on row control signals and column control signals. The memory unit further includes local control logic configured to provide the row control signals and the column control signals to the memory, and a configurable delay circuit coupled between the local control logic and the memory, the configure d to delay receipt of the column control signals to the memory.Type: GrantFiled: March 14, 2013Date of Patent: July 25, 2017Assignee: Micron Technology, Inc.Inventors: Tsugio Takahashi, Zer Liang
-
Patent number: 9704566Abstract: A semiconductor storage device includes an SRAM memory cell composed of a drive transistor, a transfer transistor and a load transistor, an I/O circuit that is connected to bit lines connected to the memory cell, and an operating mode control circuit that switches an operating mode of the I/O circuit between a resume standby mode and a normal operation mode, wherein the I/O circuit includes a write driver that writes data to bit lines, a sense amplifier that reads data from the bit lines, a first switch inserted between the bit lines and the write driver, a second switch inserted between the bit lines and the sense amplifier, a precharge circuit that precharges the bit lines, and a control circuit that controls the first and second switches and the precharge circuit according to a signal from the operating mode control circuit.Type: GrantFiled: June 13, 2016Date of Patent: July 11, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yuichiro Ishii
-
Patent number: 9690351Abstract: A power control system and a power control method thereof applied to a computer device are provided. The computer device includes a computer system and a power system. The power system includes a plurality of voltage regulators for providing supply voltages to the components of the computer device. The power control system is coupled to the computer system and the power system and includes an overclocking frequency mode. When the computer system receives an OFF signal and enters a non-operating mode, and when the power control system is in the overclocking frequency mode, the power control system sends a SYSTEM-SHUTDOWN signal to the computer system to control the power system to enter the non-operating mode and to control the power system to keep outputting supply voltages.Type: GrantFiled: December 23, 2013Date of Patent: June 27, 2017Assignee: GIGA-BYTE TECHNOLOGY CO., LTD.Inventors: Tse Hsine Liao, Chih Wei Huang, Chih Hua Ke, Hung Cheng Chen
-
Patent number: 9685224Abstract: A memory comprises a first set of memory cells coupled between a first data line and a second data line. The memory also includes a first input/output (I/O) circuit coupled to the first data line and the second data line. The first I/O circuit is also coupled to a first control line to receive a first control signal and coupled to a first select line to receive a first select signal. The first I/O circuit is configured to selectively decouple the first data line and the second data line from the first I/O circuit during a sleep mode based on the first control signal and the first select signal.Type: GrantFiled: May 15, 2015Date of Patent: June 20, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Lin Yang, Cheng Hung Lee, Hung-Jen Liao, Kao-Cheng Lin, Jonathan Tsung-Yung Chang, Yu-Hao Hsu
-
Patent number: 9672157Abstract: A semiconductor device may include an active controller configured to count pulses of an active signal, and activate an active masking signal for masking an active operation when the counted number of the active signal is greater than predetermined activation times of the active signal during a predetermined bank active section.Type: GrantFiled: April 28, 2015Date of Patent: June 6, 2017Assignee: SK hynix Inc.Inventor: Young Geun Choi
-
Patent number: 9653130Abstract: A latency control device and a semiconductor device including the same may be provided. The latency control device may include a first delay controller configured to delay a command signal based on a first internal clock having a first phase and a control signal. The latency control device may include a second delay controller configured to delay the command signal based on a second internal clock having a second phase different from the first phase and a test control signal. The latency control device may include a selection circuit configured to select any one of an output signal of the first delay controller and an output signal of the second delay controller based on a selection signal, and output a latency signal. The latency control device may include a test controller configured to generate the test control signal based on the control signal and a test signal.Type: GrantFiled: June 22, 2016Date of Patent: May 16, 2017Assignee: SK hynix Inc.Inventor: Seong Jun Lee
-
Patent number: 9613670Abstract: Systems and methods of memory and memory operation are disclosed, such as providing a circuit including a local address driver voltage source for memory decoding. In one exemplary implementation, an illustrative circuit may comprise a first buffer and a capacitor. The first buffer may comprise a power input and a ground input. The capacitor may comprise a first terminal connected to the power input of the first buffer and a second terminal connected to the ground input of the first buffer. When the first buffer draws a current from the power input, at least a portion of the current may be supplied by the capacitor.Type: GrantFiled: March 11, 2016Date of Patent: April 4, 2017Assignee: GSI Technology, Inc.Inventors: Patrick Chuang, Mu-Hsiang Huang, Lee-Lean Shu
-
Patent number: 9595305Abstract: A semiconductor device may be provided. The semiconductor device may include a pre-charge pulse signal generation circuit configured to generate a pre-charge pulse signal based on the period control signal and a word line off signal. The enablement of the pre-charge pulse signal may be delayed based on the enablement of the word line off signal.Type: GrantFiled: August 5, 2016Date of Patent: March 14, 2017Assignee: SK HYNIX INC.Inventor: Jae Hoon Cha
-
Patent number: 9595314Abstract: During a command/address calibration mode, a memory controller may transmit multiple cycles of test patterns as signals to a memory device. Each cycle of test pattern signals may be transmitted at an adjusted relative phase with respect to a clock also transmitted to the memory device. The memory device may input the test pattern signals at a timing determined by the clock, such as rising and/or falling edges of the clock. The test pattern as input by the memory device may be sent to the memory controller to determine if the test pattern was successfully transmitted to the memory device during the cycle. Multiple cycles of test pattern transmissions are evaluated to determine a relative phase of command/address signals with respect to the clock for transmission during operation of the system.Type: GrantFiled: June 27, 2016Date of Patent: March 14, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Young-Jin Jeon
-
Patent number: 9594356Abstract: A circuit arrangement for a control device implements a fail-silent and/or fail-safe function, particularly with a hardware-realized detection of a fault or a faulty state in a microcontroller of the circuit arrangement. The circuit arrangement interrupts the communication of the control device with a communications network when a fault is detected.Type: GrantFiled: March 30, 2012Date of Patent: March 14, 2017Assignee: Conti Temic microelectronic GmbHInventors: Christian Goepfert, Peter Fritsche
-
Patent number: 9583220Abstract: A memory circuit includes an array subdivided into multiple divisions, each connectable to a corresponding set of access circuitry. A serializer/deserializer circuit is connected to a data bus and the access circuitry to convert data between a (word-wise) serial format on the bus and (multi-word) parallel format for the access circuitry. Column redundancy circuitry is connect to the serializer/deserializer circuit to provide defective column information about the array. In converting data from a serial to a parallel format, the serializer/deserializer circuit skips words of the data in the parallel format based on the defective column information indicating that the location corresponds to a defective column. In converting data from a parallel to a serial format the serializer/deserializer circuit skips words of the data in the parallel format based on the defective column information indicating that the location corresponds to a defective column.Type: GrantFiled: June 28, 2016Date of Patent: February 28, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Wanfang Tsai, YenLung Li, Chen Chen
-
Patent number: 9584309Abstract: A circuit and method for implementing an adaptive bit-leveling function in an integrated circuit interface is disclosed. During a calibration operation, a pre-loaded data bit pattern is continuously sent from a sending device and is continuously read from an external bus by a receiving device. A programmable delay line both advances and delays each individual data bit relative to a sampling point in time, and delay counts relative to a reference point in time are recorded for different sampled data bit values, enabling a delay to be determined that best samples a data bit at its midpoint. During the advancing and delaying of a data bit, jitter on the data bit signal may cause an ambiguity in the determination of the midpoint, and solutions are disclosed for detecting jitter and for resolving a midpoint for sampling a data bit even in the presence of the jitter.Type: GrantFiled: March 23, 2016Date of Patent: February 28, 2017Assignee: Uniquify, Inc.Inventor: Mahesh Gopalan
-
Patent number: 9575929Abstract: The present invention classifies all critical paths into two basic types: a series critical path and a feedback critical path, and divides each of wave-pipelined circuits into two components: a static logic part, called critical path component (CPC), and a dynamic logic part, formalized into four wave-pipelining components (WPC) shared by all wave-pipelined circuits. Each wave-pipelining ready code in HDL comprises two components: a WPC instantiation and a CPC instantiation wire-connected and linked by a new link statement. Each WPC has new wave constants which play the same role as generic constants do, but whose initial values are determined and assigned by a synthesizer after code analysis, so designers can use after-synthesization information in their code before synthesization for wave-pipelining technology.Type: GrantFiled: February 5, 2016Date of Patent: February 21, 2017Inventor: Weng Tianxiang
-
Patent number: 9576626Abstract: A nonvolatile memory device includes a data path; and a FIFO memory including a plurality of registers connected to the data path. The plurality of registers sequentially receive data from the data path in response to data path input clocks and sequentially output the received data to an input/output pad in response to data path output clocks. The data path output clocks are clocks that are generated by delaying the data path input clocks as long as a delay time.Type: GrantFiled: January 20, 2015Date of Patent: February 21, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Su Jang, Taesung Lee
-
Patent number: 9568315Abstract: A detection device includes a drive circuit of a physical quantity transducer, a synchronization signal output circuit, and a detection circuit that performs detection of a physical quantity signal based on a physical quantity. The synchronization signal output circuit includes a delay locked loop (DLL) circuit that includes: a delay control circuit that outputs a delay control signal and a delay circuit that includes a plurality of delay units in which a delay time is controlled by the delay control signal; an adjustment circuit that includes at least one delay unit in which a delay time is controlled by the delay control signal, and outputs a signal obtained by delaying an input signal based on the output signal from the drive circuit to the DLL circuit; and an output circuit that outputs the synchronization signal based on multi-phase clock signals from the DLL circuit.Type: GrantFiled: December 9, 2014Date of Patent: February 14, 2017Assignee: Seiko Epson CorporationInventors: Naoki Il, Katsuhiko Maki, Takashi Kurashina