Programmable Read Only Memory (prom, Eeprom, Etc.) Patents (Class 711/103)
-
Patent number: 11500746Abstract: Techniques provide for managing data storage. The techniques involve in response to receiving a request for unmapping a logical storage unit associated with a first disk slice on a first physical disk and the first disk slice, determining information associated with the first disk slice; generating, based on the information, a first entry and a second entry corresponding to the first disk slice; adding the first entry into a queue of failed disk slices to enable data stored on the first disk slice to be cleared; and adding the second entry into a queue of free disk slices to enable the first disk slice to be mapped to a further logical storage unit. Accordingly, such techniques can remarkably improve the write I/O performance of the system and prolong the lifetime of the SSD.Type: GrantFiled: March 16, 2020Date of Patent: November 15, 2022Assignee: EMC IP Holding Company LLCInventors: Baote Zhuo, Xinlei Xu, Yousheng Liu
-
Patent number: 11500592Abstract: A method, a computing device, and a non-transitory machine-readable medium for allocating data compression activities in a storage system are provided. A method includes tracking, by a storage controller, computing resources corresponding to a storage server. The storage controller processes one or more host read requests to access data requested by one or more hosts, the processing of the one or more host read requests including decompressing the data requested by the one or more hosts from the storage server and providing the decompressed data to the one or more hosts. The storage controller determines an amount of available computing resources after processing the one or more host read requests. Based on the amount of available computing resources, the storage controller performs inline compression of a first portion of host write requests and background compression of a second portion of the host write requests.Type: GrantFiled: December 9, 2019Date of Patent: November 15, 2022Assignee: NETAPP, INC.Inventors: William P. Delaney, Keith Moyer, Randolph Sterns, Joseph Moore, Joseph Blount, Charles Binford
-
Patent number: 11500822Abstract: An interface is instantiated for receiving storage requests for storing data in a software-defined storage network using an append-only storage scheme. The interface receives requests that are agnostic of interfaces and hardware-specific details of the storage devices of the software-defined storage network. A request comprises an identifier of a data object to be stored in the software-defined storage network using the append-only storage scheme. Metadata is generated for the data object indicating that the data object is an append-only object; and the request is translated to instructions for storing the data object in the storage devices using the append-only storage scheme. The data object is stored at one of the plurality of storage devices based on the instructions. The metadata is updated to indicate a mapping between the data object and a stored location of the data object.Type: GrantFiled: April 15, 2019Date of Patent: November 15, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Bryan Stephen Matthew, Scott Chao-Chueh Lee, Matthew D. Kurjanowicz
-
Patent number: 11500771Abstract: Disclosed are a memory system, a memory controller, and a method of operating the memory system. The memory system performs an operation of recovering system data lost due to SPO when an SPO recovery operation is performed, and flushes recovered system data into the memory device after a first time point at which the operation of recovering the system data is completed and before a second time point at which a power off preparation request is received from a host.Type: GrantFiled: January 21, 2021Date of Patent: November 15, 2022Assignee: SK hynix Inc.Inventor: Eu Joon Byun
-
Patent number: 11500795Abstract: A storage circuit includes a buffer coupled between the storage controller and the nonvolatile memory devices. The circuit includes one or more groups of nonvolatile memory (NVM) devices, a storage controller to control access to the NVM device, and the buffer. The buffer is coupled between the storage controller and the NVM devices. The buffer is to re-drive signals on a bus between the NVM devices and the storage controller, including synchronizing the signals to a clock signal for the signals. The circuit can include a data buffer, a command buffer, or both.Type: GrantFiled: October 25, 2019Date of Patent: November 15, 2022Assignee: Intel CorporationInventors: Emily P. Chung, Frank T. Hady, George Vergis
-
Patent number: 11494312Abstract: A storage device includes a flash memory array and a controller. The flash memory array stores a plurality of user data. After the controller finishes initialization, the controller accesses the user data stored in the flash memory array according to a plurality of host commands and an H2F mapping table, and records a plurality of address information about the user data in a powered-ON access table.Type: GrantFiled: March 20, 2020Date of Patent: November 8, 2022Assignee: Silicon Motion, Inc.Inventors: Jieh-Hsin Chien, Yi-Hua Pao
-
Patent number: 11494124Abstract: Various embodiments described herein provide for performing inversion refresh of a physical memory location of a memory device (e.g., memory cell on a negative-and (NAND)-type memory device) based on a state of the physical memory location. For some embodiments, the inversion refresh is performed as part of performing garbage collection or reclamation of physical memory locations of a memory device.Type: GrantFiled: February 17, 2021Date of Patent: November 8, 2022Assignee: Micron Technology, Inc.Inventor: Sai Krishna Mylavarapu
-
Patent number: 11487336Abstract: A method, a device, and an integrated circuit utilizes a temperature restricted mode. The method includes determining a temperature of the device. When the temperature is below a first threshold, the method includes enabling a first mode comprising select network operations. When the temperature is above a brick threshold, the method includes enabling a second mode comprising disabling the select network operations. When the temperature is above the first threshold and below the brick threshold, the method includes enabling a third mode comprising modifying at least one of the select network operations.Type: GrantFiled: May 29, 2018Date of Patent: November 1, 2022Assignee: Apple Inc.Inventors: Alosious Pradeep Prabhakar, Vijay Venkataraman, Sundarraman Balasubramanian
-
Patent number: 11487474Abstract: A memory system includes: a plurality of memory devices including a memory cell array having a plurality of planes, the plurality of memory devices being commonly connected to a memory controller through a channel; a super block including pages included in the planes of at least two memory devices among the plurality of memory devices; and the memory controller for transmitting, to the memory devices, at least one command instructing an operation on the super block and an address corresponding to the command. Each of the memory devices includes: peripheral circuit for performing the operation on the memory cell array; a group selection signal generator for outputting a group selection signal indicating the at least two memory devices constituting the super block; and control logic for controlling the peripheral circuit to perform an operation corresponding to the command, based on the group selection signal.Type: GrantFiled: February 16, 2021Date of Patent: November 1, 2022Assignee: SK hynix Inc.Inventors: Yong Hwan Hong, Byung Ryul Kim
-
Patent number: 11481335Abstract: Methods, non-transitory machine readable media, and computing devices that use extended physical region page (PRP) lists to improve storage device performance are disclosed. With this technology, a PRP list is generated that includes pointers retrieved from a scatter/gather list (SGL) for memory buffers representing data segments associated with a storage operation. The PRP list is extended to include a pointer to an allocated memory page configured to store metadata segments represented by other memory buffers referenced by other pointers in the SGL. A command request that includes the extended PRP list is submitted to a storage device for execution of the storage operation. With this technology, storage operations are advantageously enabled for non-volatile memory express (NVMe) solid-state drive (SSDs), for example, that do not support SGL transfers.Type: GrantFiled: July 26, 2019Date of Patent: October 25, 2022Assignee: NETAPP, INC.Inventors: Reyaz Ahmed, Douglas Coatney
-
Patent number: 11481150Abstract: Aspects of a storage device are provided which reduce write amplification by minimizing data flushes from cache to SLC blocks during RMW operations. A memory of the storage device includes a first memory location of one or more single-level cells and a second memory location of one or more multiple-level cells. A controller of the storage device receives first data associated with a first range of logical addresses and second data associated with a second range of logical addresses. During a RMW operation of the first data, the controller determines whether the first range overlaps with the second range, and stores or flushes the second data in the first memory location when an overlap is determined. The controller stores or writes the second data in the second memory location when an overlap is not determined. Accordingly, data flushing to the single-level cells is minimized when no overlap is determined.Type: GrantFiled: April 1, 2020Date of Patent: October 25, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Vishwas Saxena, Lalit Mohan Soni
-
Patent number: 11481141Abstract: Methods, systems, and devices for secure self-purging memory partitions are described. Systems, techniques and devices are described herein in which data stored in a portion of a secure partition of memory may be removed from the secure partition. In some examples, a portion of secure partition may be allocated as self-purging memory such that data stored therein may be selectively removed in response to a logic address associated with the data being overwritten. In some cases, the data may be removed by programming the memory cells associated with the data to a specific voltage distribution. In some cases, the secure partition may include separate portions having different sets of operating parameters for access operations.Type: GrantFiled: April 26, 2021Date of Patent: October 25, 2022Assignee: Micron Technology, Inc.Inventor: Giuseppe Cariello
-
Patent number: 11481122Abstract: A memory system, and a method of operating the memory system, includes a memory device including a plurality of memory blocks. The memory system also includes a memory controller for controlling the memory device to perform a data copy operation of moving and storing valid data stored in a selected memory block among the plurality of memory blocks in a target block among the plurality of memory blocks. The memory controller is configured to control the memory device to perform the data copy operation by preferentially selecting a weak page among a plurality of pages included in the selected memory block rather than the other pages.Type: GrantFiled: June 29, 2020Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventors: Gi Bbeum Han, Kyung Bum Kim, Jiman Hong
-
Patent number: 11481135Abstract: A memory controller may control a memory device including a first storage area and a second storage area. The memory controller may include: a memory operation controller and a block information manager. The memory operation controller may control the memory device to perform a block merge operation of programming data stored in a victim block among normal blocks of the first storage area to a target block among the normal blocks, and perform a data migration operation of copying data stored in blocks of the first storage area to blocks of the second storage area. The block information manager may store block map information indicating whether each of the blocks of the first storage area is a normal block or a merge block. The target block may be changed from a normal block to a merge block by the block merge operation.Type: GrantFiled: March 18, 2020Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventors: Beom Ju Shin, Yun Jung Yeom
-
Patent number: 11481271Abstract: A storage system generates a low-density parity check (LDPC) code from a plurality of subcodes. The storage system stores each subcode in a different page of a word line in the memory. The subcode can be stored in one plane in the memory or across multiple planes. When the subcodes are stored across multiple planes, they can be stored in a checkboard pattern.Type: GrantFiled: March 16, 2021Date of Patent: October 25, 2022Assignee: Western Digital Technologies, Inc.Inventors: Eran Sharon, Idan Goldenberg, Idan Alrod, Ran Zamir, Alexander Bazarsky
-
Patent number: 11481128Abstract: A memory device includes a plurality of memory blocks, a read count storage, and a read reclaim processor. The read count storage stores read count information including a read count of each of the plurality of memory blocks. The read reclaim processor provides a memory controller with a status read response including a status code representing a priority order of a read reclaim operation on a target block, in response to a status read command received from the memory controller.Type: GrantFiled: July 24, 2020Date of Patent: October 25, 2022Assignee: SK hynix Inc.Inventor: Byoung Sung You
-
Patent number: 11474939Abstract: The present technology relates to a memory device and a method of operating the same. The memory device includes a memory cell array including a plurality of memory cells, a data register connected to the memory cell array through a bit line and configured to store data sensed through the bit line, a cache register configured to cache the data stored in the data register, and a control logic configured to control a caching operation of receiving a cache read command from a memory controller and storing the data, which is stored in the data register, in the cache register, during a cache read period, in response to the cache read command, wherein the control logic controls the caching operation based on whether the cache read command is a first command received after receiving a normal read command from the memory controller.Type: GrantFiled: October 29, 2020Date of Patent: October 18, 2022Assignee: SK hynix Inc.Inventor: Yong Soon Park
-
Patent number: 11474721Abstract: A storage device for preventing occurrence of a read fail has a reduced overhead. The storage device includes a memory device with a plurality of memory blocks; and a memory controller for managing a fail block and a shared block as bad blocks. The fail block is determined to be a bad block among the plurality of memory blocks. The shared block is a memory block that shares a control signal for selecting the fail block in the memory device.Type: GrantFiled: July 1, 2020Date of Patent: October 18, 2022Assignee: SK hynix Inc.Inventor: Dong Wook Kim
-
Patent number: 11474748Abstract: A memory sub-system configured to: measure a plurality of sets of signal and noise characteristics of a group of memory cells in a memory device; determine a plurality of optimized read voltages of the group of memory cells from the plurality of sets of signal and noise characteristics respectively; generate features from the plurality of sets of signal and noise characteristics, including at least one compound feature generated from the plurality of sets of signal and noise characteristics; generate, using the features, a classification of a bit error rate of data retrievable from the group of memory cells; and control an operation to read the group of memory cells based on the classification.Type: GrantFiled: May 6, 2021Date of Patent: October 18, 2022Assignee: Micron Technology, Inc.Inventors: Sivagnanam Parthasarathy, James Fitzpatrick, Patrick Robert Khayat, AbdelHakim S. Alhussien
-
Patent number: 11467739Abstract: An operation method of a storage device, which includes a nonvolatile memory device, includes receiving a first key-value (KV) command including a first key from an external host device; transmitting a first value corresponding to the first key from the nonvolatile memory device to the external host device as first user data, in response to the first KV command; receiving a second KV command including a second key, from the external host device; and performing a first administrative operation based on a second value corresponding to the second key, in response to the second KV command. The first KV command and the second KV command are KV commands of a same type.Type: GrantFiled: October 21, 2020Date of Patent: October 11, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung Geun Kim, Keunsan Park, Sangyoon Oh, Byung-Ki Lee, Yonghwa Lee, Jooyoung Hwang
-
Patent number: 11467970Abstract: Various implementations described herein relate to systems and methods for managing metadata for an atomic write operation, including determining metadata for data, queuing the metadata in an atomic list, in response to determining that atomic commit has occurred, moving the metadata from the atomic list to write lookup lists based on logical information of the data, and determining one of metadata pages of a non-volatile memory for each of the write lookup lists based on the logical information.Type: GrantFiled: August 3, 2021Date of Patent: October 11, 2022Assignee: KIOXIA CORPORATIONInventor: Andrew John Tomlin
-
Patent number: 11467751Abstract: Techniques for data placement may include receiving data portions stored at logical addresses, and storing the data portions on slices of physical storage located in storage tiers. The storage tiers may include different size slices on the different tiers. In one embodiment, slices in the same tier are all the same size. In another embodiment, slices in the same tier may be of different sizes. Slices of data may be demoted and promoted among the storage tiers as the workloads of the slices changes over time. Demotion may include combining slices into a larger slice. Promotion may include partitioning a slice into smaller slices. Additionally, multiple slices of a tier may be combined into a larger slice in the tier. A slice in the tier may be partitioned into multiple smaller slices also located in the tier.Type: GrantFiled: December 3, 2020Date of Patent: October 11, 2022Assignee: EMC IP Holding Company LLCInventor: Nickolay Dalmatov
-
Patent number: 11467758Abstract: A data writing method, a memory control circuit unit, and a memory storage device are provided. The method includes: receiving a first write command from a host system; selecting a first physical erasing unit from at least one physical erasing unit available for writing and writing data corresponding to the first write command to the first physical erasing unit by using a single page programming mode or a multi-page programming mode when the number of physical erasing units available for writing is greater than a first threshold; and selecting a second physical erasing unit from the at least one physical erasing unit available for writing and writing data corresponding to the first write command into the second physical erasing unit by only using the single page programming mode when the number of physical erasing units available for writing is not greater than the first threshold.Type: GrantFiled: May 29, 2019Date of Patent: October 11, 2022Assignee: PHISON ELECTRONICS CORP.Inventors: Chieh Yang, Yi-Hsuan Lin, Tai-Yuan Huang, Ping-Chuan Lin
-
Patent number: 11467975Abstract: A data processing method and a storage apparatus are disclosed. The data processing method includes: receiving, by an NVMe storage device, an NVMe write command sent by a host, where the NVMe write command carries a key and a value pointer, the value pointer points to first storage space, and the first storage space is used to store a value; obtaining, by the NVMe storage device, the key from the NVMe write command and a value length, and allocating second storage space to the value according to the value length, where the second storage space is in the NVMe storage device; and obtaining, by the NVMe storage device, the value from the host, and storing the value in the second storage space.Type: GrantFiled: June 11, 2020Date of Patent: October 11, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Xin Qiu, Huifeng Xu, Haitao Guo, Hongguang Liu, Huawei Liu, Chunyi Tan, Victor Gissin
-
Patent number: 11467766Abstract: This application provides an information processing method, an apparatus, a device, and a system. The information processing method includes: A host chip determines first information, where the first information includes a first logical address set. The host chip generates first indication information, where the first indication information includes the first logical address set and a first physical address set that is determined based on a mapping relationship between a logical address and a physical address and that corresponds to the first logical address set, the first physical address set includes N physical addresses, the N physical addresses are in a one-to-one correspondence with N logical addresses included in the first logical address set, and N is an integer greater than or equal to 2. The host chip sends a first request to a storage chip connected to the host chip, where the first request includes the first indication information.Type: GrantFiled: January 29, 2021Date of Patent: October 11, 2022Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventor: Long Jin
-
Patent number: 11463444Abstract: A secure cloud-based privileged access management (CBPAM) service manages on-premise resources. While enrolling an on-premise authentication domain admin group, a secured cloud-based shadow administrating group (SCBSAG) is created; a SCBSAG security identification includes at least part of the enrollee's security identification. The SCBSAG belongs to a clean CBPAM authentication domain which may be secured by defense in depth controls such as time limits on authentication or authorization, password avoidance, least privilege, one-way syncing, and one-way trust. Management via the configured SCBSAG may be fostered by emptying the on-premise admin group, although a break glass account may be kept. CBPAM services direct administrative actions toward on-premise resources through SCBSAGs for cloud tenants, providing secure management control as a service, with broader geographic scope and lower maintenance burdens and costs than privileged access management approaches that are not cloud-based.Type: GrantFiled: June 11, 2020Date of Patent: October 4, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Michael Eugene Stephens, Mark David Morowczynski, Oana Elena Enache, Steven Jay Lieberman
-
Patent number: 11461085Abstract: A multiple storage node system including a first and second node is provided. The first node includes a first baseboard management controller (BMC), a first flash ROM configured to store a first flash image, and a first switch device configured to connect the first BMC to the first flash ROM. The second node includes an exact configuration of the first node. The first BMC is connected to the second switch device, and the second flash image is the same as the first flash.Type: GrantFiled: March 6, 2019Date of Patent: October 4, 2022Assignee: QUANTA COMPUTER INC.Inventors: Kai-Yeh Pan, Chun-Ching Yu, Shuen-Hung Wang
-
Patent number: 11461225Abstract: A storage device comprises a flash memory and processing circuitry. The processing circuitry is configured to divide a storage area into pages to manage the storage area, and deletes each of the blocks including a plurality of pages. The processing circuitry receives a write instruction including address information specifying a writing location of the data, and stores, with respect to a plurality of groups in which each group includes one or more blocks, a plurality of group identification information each identifying a group and information specifying blocks included in the group in association with each other. The processing circuitry performs a predetermined calculation to obtain group identification information, and identifies a group including a block including pages onto which data is to be written according to the write instruction. Finally, the processing circuitry writes the data onto the pages of the block included in the group identified.Type: GrantFiled: March 19, 2020Date of Patent: October 4, 2022Assignee: BUFFALO INC.Inventors: Kazuki Makuni, Shuichiro Azuma, Noriaki Sugahara, Yu Nakase
-
Patent number: 11461175Abstract: Signature generation circuitry is configured to update a signature in response to each of a plurality of writes to memory. The signature is updated by performing bitwise operations between current bit values of the signature and at least some of the bits written to memory in response a write. The bitwise operation are order-independent such that the resulting signature is the same irrespective of the order in which the writes are used to update the signature. The signatures are formed in an order-independent manner such that, if no errors have occurred in generating the data to be written to be memory, the signatures will match. In this way, a compact signature is developed that is suitable export from the data processing device for checking against a corresponding data processing device of a machine running a duplicate application.Type: GrantFiled: September 17, 2021Date of Patent: October 4, 2022Assignee: GRAPHCORE LIMITEDInventors: Stephen Felix, Daniel Wilkinson, Graham Bernard Cunningham
-
Patent number: 11461238Abstract: A memory controller for controlling a plurality of memory chips of a non-volatile memory includes a first core configured to identify a size of a remaining space of a page to be written in a memory chip on which a write operation is to be performed among the plurality of memory chips and fetch a first write command from a first submission queue among a plurality of submission queues included in a host, the first write command being related to data having a size corresponding to that of the remaining space of the page to be written, and a second core configured to control the non-volatile memory to store data related to the fetched first write command in the remaining space of the page to be written.Type: GrantFiled: April 16, 2020Date of Patent: October 4, 2022Assignee: SK hynix Inc.Inventor: Eun Soo Jang
-
Patent number: 11461503Abstract: A method includes: receiving a service participation request of a target service transmitted by a user terminal, wherein the user terminal comprises an iOS operating system; obtaining target identification data from a system server according to the service participation request, wherein the target identification data comprises first identification data used for identifying whether the user terminal participates in the target service, and/or second identification data used for identifying whether the device data of the user terminal is modified, and the system server is a server corresponding to the iOS operating system; and according to the target identification data, determining whether to allow the user terminal to participate in the target service.Type: GrantFiled: March 30, 2021Date of Patent: October 4, 2022Assignee: ADVANCED NEW TECHNOLOGIES CO., LTD.Inventor: Peng Zhang
-
Patent number: 11461023Abstract: Flexibly expanding the storage capacity of a data storage system by adding a single physical storage device or any number of disk drives to an existing storage system without the need to reconfigure existing erasure encoding groups of the system. The physical storage devices of a data storage system may be divided into a plurality of slices, and each slice may be a member of an erasure encoding group. Physical storage devices that are added to the data storage system may be divided into same number of slices and/to slices of a same size, which then may be added to existing erasure encoding groups, utilized as spare slices or left idle until all of the slices are integrated into the data storage system.Type: GrantFiled: January 31, 2018Date of Patent: October 4, 2022Assignee: EMC IP Holding Company LLCInventors: Jun Li, James M. Guyer, Stephen R. Ives
-
Patent number: 11461464Abstract: Aspects of the present disclosure relate to an apparatus comprising processing circuitry, a cache storage, victim row identification circuitry and victim row protection circuitry. The victim row identification circuitry is configured to detect a rapid rate of access requests from the processing circuitry to a given row of a DRAM and, responsive to said detecting, identify at least one victim row associated with said given row. The victim row protection circuitry is configured to copy data stored within said at least one victim row to the cache storage.Type: GrantFiled: March 25, 2020Date of Patent: October 4, 2022Assignee: Arm LimitedInventor: Yuval Elad
-
Patent number: 11462273Abstract: An embodiment of an electronic apparatus may include one or more substrates, and logic coupled to the one or more substrates, the logic to set an erase voltage for a first block of a persistent storage media to a default erase voltage, determine if the first block of the persistent storage media is identified for a secure erase operation, and set the erase voltage for the first block of the persistent storage media to a shallow erase voltage if the first block of the persistent storage media is identified for the secure erase operation, where the shallow erase voltage corresponds to a weaker erase operation relative to the default erase voltage. Other embodiments are disclosed and claimed.Type: GrantFiled: May 14, 2020Date of Patent: October 4, 2022Assignee: Intel CorporationInventors: Joseph Doller, Kristopher Gaewsky, Byeongkyu Cho
-
Patent number: 11455123Abstract: A data storage apparatus may include a storage and a controller configured to operate in a throttling mode including a first performance mode and a second performance mode based on measured temperature of the storage. The controller comprises a performance adjusting component configured to determine target performance of the first performance mode based on at least one of temperature of the storage and the number of entries into the second performance mode when the temperature of the storage is greater than or equal to a first threshold value.Type: GrantFiled: August 28, 2020Date of Patent: September 27, 2022Assignee: SK hynix Inc.Inventor: Ji Ho Moon
-
Patent number: 11455240Abstract: A memory system includes: a memory device including a plurality of memory blocks each having a plurality of pages suitable for storing data; and a controller suitable for: receiving a plurality of commands from a host; controlling the memory device to perform a plurality of command operations in response to the plurality of commands; identifying parameters for the memory blocks affected by the command operations performed to the memory blocks; selecting first memory blocks among the memory blocks according to the parameters; and controlling the memory device to swap data stored in the first memory blocks to second memory blocks among the memory blocks.Type: GrantFiled: February 28, 2020Date of Patent: September 27, 2022Assignee: SK hynix Inc.Inventors: Jong-Min Lee, Duk-Rae Lee
-
Patent number: 11455249Abstract: Provided herein may be a storage device, a method of operating the storage device, a computing system including the storage device and a host device for controlling the storage device, and a method of operating the computing system. A memory controller may include a host interface configured to receive bad block information on one or more bad blocks of a second memory device from a host device; and a bad block processor configured to store data of one or more source bad blocks of the first memory device in one or more available memory blocks of the first memory device by controlling the first memory device, the source bad blocks of the first memory device corresponding to the bad block information, the available memory blocks being different from the source bad blocks.Type: GrantFiled: December 16, 2019Date of Patent: September 27, 2022Assignee: SK hynix Inc.Inventor: Seok Jun Lee
-
Patent number: 11455112Abstract: A non-volatile memory device includes a non-volatile memory unit, a control unit, and an interface. The control unit receives a write request, determines whether data is an object of a write of sequential management when a write size of the received data is smaller than a management unit of erasure, performs first write processing in which the received data smaller than the management unit of the erasure is sequentially written when the data is the object of the write of the sequential management, and performs second write processing in which the received data smaller than the management unit of the erasure is written by the management unit of the write when the data is not the object of the write of the sequential management.Type: GrantFiled: July 15, 2019Date of Patent: September 27, 2022Assignee: Sony Group CorporationInventors: Hiroaki Yamazoe, Daisuke Nakajima, Toshifumi Nishiura, Kan Nagashima
-
Patent number: 11455243Abstract: A data merge method for a rewritable non-volatile memory module including multiple physical units is provided. The method includes: starting a first data merge operation, and selecting at least one first physical unit for executing the first data merge operation and at least one second physical unit for executing a second data merge operation from the physical units; reading first mapping information from the rewritable non-volatile memory module, and copying first valid data collected from the at least one first physical unit to at least one third physical unit in the physical units; identifying second valid data in the at least one second physical unit according to the first mapping information in the first data merge operation; and starting the second data merge operation, and copying the second valid data collected from the at least one second physical unit to at least one fourth physical unit in the physical units.Type: GrantFiled: December 7, 2020Date of Patent: September 27, 2022Assignee: PHISON ELECTRONICS CORP.Inventor: Chih-Kang Yeh
-
Patent number: 11455170Abstract: The present application pertains to a processing device or a distributed processing system using the processing device.Type: GrantFiled: December 21, 2020Date of Patent: September 27, 2022Assignee: MONTAGE TECHNOLOGY CO., LTD.Inventors: Gang Shan, Ye Yang, Jingzhong Yang
-
Patent number: 11455252Abstract: Techniques for generating a model for predicting when different hybrid prefetcher configurations should be used are disclosed. Techniques for using the model to predict when different hybrid prefetcher configurations should be used are also disclosed. The techniques for generating the model include obtaining a set of input data, and generating trees based on the training data. Each tree is associated with a different hybrid prefetcher configuration and the trees output certainty scores for the associated hybrid prefetcher configuration based on hardware feature measurements. To decide on a hybrid prefetcher configuration to use, a prefetcher traverses multiple trees to obtain certainty scores for different hybrid prefetcher configurations and identifies a hybrid prefetcher configuration to used based on a comparison of the certainty scores.Type: GrantFiled: June 26, 2019Date of Patent: September 27, 2022Assignee: Advanced Micro Devices, Inc.Inventors: John Kalamatianos, Paul S. Keltcher, Mayank Chhablani, Alok Garg, Furkan Eris
-
Patent number: 11456025Abstract: A memory module includes cache of relatively fast and durable dynamic, random-access memory (DRAM) in service of a larger amount of relatively slow and wear-sensitive nonvolatile memory. Local controller manages communication between the DRAM cache and nonvolatile memory to accommodate disparate access granularities, reduce the requisite number of memory transactions, and minimize the flow of data external to nonvolatile memory components.Type: GrantFiled: November 5, 2020Date of Patent: September 27, 2022Assignee: Rambus Inc.Inventors: Frederick A. Ware, John Eric Linstadt, Kenneth L. Wright
-
Patent number: 11449439Abstract: Periodic signal timing calibration is implemented in time-distributed fragments executed concurrently with occasional system-idling maintenance operations to maintain reliable synchronous communication between interconnected system components without impacting system availability.Type: GrantFiled: July 21, 2020Date of Patent: September 20, 2022Assignee: Rambus Inc.Inventors: Kartik Dayalal Kariya, Sreeja Menon
-
Patent number: 11449252Abstract: A method includes the steps of storing non-header data into a plurality of logical pages (“Lpages”) of a non-volatile memory (“NVM”), each Lpage including a number of read units, wherein at least one of the read units is a spanning read unit that spans Lpage boundaries and includes a first byte of at least one Lpage starting in the read unit, storing, in each of the at least one spanning read units that include the first byte of the at least one Lpage starting in the read unit, an Lpage identification header per each of the at least one Lpages starting in the spanning read unit, each Lpage identification header identifying a location of the first byte of the respective Lpage starting within the respective spanning read unit, and locating an Lpage of data stored in the NVM by referring to an entry stored a flash memory controller map table.Type: GrantFiled: July 8, 2020Date of Patent: September 20, 2022Assignee: Seagate Technology LLCInventor: Earl T. Cohen
-
Patent number: 11450394Abstract: A controller that controls a nonvolatile memory apparatus may include a first memory configured to temporarily store user data, a second memory including a plurality of memory regions composed of one or more meta regions for storing meta data and at least one spare region, and a processor configured to control the first memory and the second memory and perform first start-gap wear leveling on at least one meta region using the at least one spare region as a gap.Type: GrantFiled: August 26, 2020Date of Patent: September 20, 2022Assignees: SK hynix Inc., Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: Soo Hong Ahn, Eui Young Chung, Young Min Park
-
Patent number: 11449244Abstract: A method and apparatus for performing access management of a memory device in a Host Performance Booster (HPB) architecture with aid of device side table information are provided. The method may include: sending internal information of the memory device to a host device, to allow the host device to store the internal information of the memory device in a memory within the host device as host side table information at the host device; generating and storing multiple entries of at least one address mapping control table into a random access memory (RAM) as at least one portion of device side table information at the memory device; determining at least two physical addresses associated with at least two logical addresses according to the at least one address mapping control table; and reading data from the NV memory according to the at least two physical addresses.Type: GrantFiled: June 28, 2021Date of Patent: September 20, 2022Assignee: Silicon Motion, Inc.Inventor: Yu-Ta Chen
-
Patent number: 11449430Abstract: Provided is a method of data storage, the method including receiving a write request including a user key, determining the user key exists in a cache, generating or updating metadata corresponding to the user key, writing data corresponding to the write request to a storage device, converting the metadata to a device format corresponding to the storage device, and storing the metadata on the storage device.Type: GrantFiled: May 28, 2020Date of Patent: September 20, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Heekwon Park, Ho bin Lee, Ilgu Hong, Yang Seok Ki
-
Patent number: 11449232Abstract: A scheduling system for a memory controller is provided. The system includes a scheduler configurable to receive a plurality of operation requests from a plurality of masters. The scheduler is configurable to form a sequence of one or more phases from each of the operation requests. The scheduler is configurable to arbitrate the plurality of operation requests and the one or more phases through one or more configurable policies. The system includes a sequencer configurable to receive the one or more phases and communicate with at least two flash memory devices having differing types of flash memory device interfaces through a plurality of channels.Type: GrantFiled: October 27, 2016Date of Patent: September 20, 2022Assignee: Pure Storage, Inc.Inventors: Hari Kannan, Nenad Miladinovic, Randy Zhao
-
Patent number: 11449386Abstract: A system is provided to receive a first request to write data to a storage system, which comprises an MRAM, a NOR, a DRAM, and a NAND. The system writes the data to the MRAM. The system copies the data from the MRAM: to the NOR in response to determining that the data is read at a frequency greater than a first predetermined threshold and is updated at a frequency less than a second predetermined threshold; to the DRAM in response to determining that the data is read at a frequency less than the first predetermined threshold and is updated at a frequency greater than the second predetermined threshold; and to the NAND in response to determining that the data is read at a frequency less than the first predetermined threshold and is updated at a frequency less than the second predetermined threshold.Type: GrantFiled: March 20, 2020Date of Patent: September 20, 2022Assignee: Alibaba Group Holding LimitedInventor: Shu Li
-
Patent number: 11449382Abstract: A memory system includes a non-volatile memory device and controller circuitry. The non-volatile memory device includes an array of memory cells that includes memory blocks and pages. Each separate memory block includes a separate, respective set of one or more pages. The controller circuitry is configured to control an operation of the non-volatile memory device. The controller circuitry includes processing circuitry configured to perform a recovery operation for the non-volatile memory device in response to a determination that a specific event has occurred at the memory system during a program operation of the non-volatile memory device. The recovery operation includes determining status information associated with a first group including at least one page, determining a quantity of a set of pages included in a second group based on the status information, and programming dummy data for one or more pages of the set of pages included in the second group.Type: GrantFiled: September 3, 2019Date of Patent: September 20, 2022Assignee: Samsung Electronics Co., Ltd.Inventor: Hee-Tai Oh