Patents Assigned to Broadcom
  • Patent number: 7161931
    Abstract: A signal processing system which discriminates between voice signals and data signals modulated by a voiceband carrier. The signal processing system includes a voice exchange, a data exchange and a call discriminator. The voice exchange is capable of exchanging voice signals between a switched circuit network and a packet based network. The signal processing system also includes a data exchange capable of exchanging data signals modulated by a voiceband carrier on the switched circuit network with unmodulated data signal packets on the packet based network. The data exchange is performed by demodulating data signals from the switched circuit network for transmission on the packet based network, and modulating data signal packets from the packet based network for transmission on the switched circuit network. The call discriminator is used to selectively enable the voice exchange and data exchange.
    Type: Grant
    Filed: March 9, 2000
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Henry Li, David M. Enns, Jordan J. Nicol, Kenny C. Kwan, Ross Mitchell, Wilf LeBlanc, Ken Unger, John Payton, Shawn Stevenson, Bill Boora, Onur Tackin
  • Patent number: 7162416
    Abstract: A decoder (10) decodes compressed data. A memory (44) stores the compressed data and stores operating data and operating code for a plurality of decompression algorithms requiring different amounts of memory for the operating data and operating code and requiring different amounts of memory to store compressed data corresponding to a predetermined amount of uncompressed data. A processor (42) is arranged to select one of the decompression algorithms, to allocate an amount of the memory for storing compressed data and operating data and operating code depending on the decompression algorithm selected and to decode the compressed data stored in the allocated amount of memory.
    Type: Grant
    Filed: September 12, 2005
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Paul Morton, Darwin Rambo
  • Patent number: 7161401
    Abstract: A charge pump circuit includes a charge pump having an output voltage. A replica circuit actively matches up and down currents in the charge pump. A charge pump bias current transistor biases the charge pump. The charge pump includes four switches driven by differential UP and DOWN signals. The charge pump includes a first tail current source connected between a supply voltage and two of the four switches that are driven by the differential UP signal, and a second tail current source connected between a supply voltage and two of the four switches that are driven by the differential DOWN signal. The charge pump includes an operational amplifier whose output is connected to an output of one of the tail current sources. A dump capacitor is connected to a negative input of the operational amplifier. The replica circuit includes four transistors, two of which match the first and second tail current sources, and the other two match the switches driven by the differential UP and DOWN signals.
    Type: Grant
    Filed: February 27, 2004
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventor: Ning Li
  • Patent number: 7162613
    Abstract: A processor includes a first circuit and a second circuit. The first circuit is configured to provide a first indication of whether or not at least one reservation is valid in the processor. A reservation is established responsive to processing a load-linked instruction, which is a load instruction that is architecturally defined to establish the reservation. A valid reservation is indicative that one or more bytes indicated by the target address of the load-linked instruction have not been updated since the reservation was established. The second circuit is coupled to receive the first indication. Responsive to the first indication indicating no valid reservation, the first circuit is configured to select a speculative load-linked instruction for issued. The second circuit is configured not to select the speculative load-linked instruction for issue responsive to the first indication indicating the at least one valid reservation. A method is also contemplated.
    Type: Grant
    Filed: January 28, 2005
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Tse-Yu Yeh, Po-Yung Chang, Mark H. Pearce, Zongjian Chen
  • Patent number: 7161239
    Abstract: Electrically, mechanically, and thermally enhanced ball grid array (BGA) packages are described. A substrate has a surface, wherein the surface has an opening therein. A stiffener has a surface coupled to the surface of the substrate. An area of the surface of the stiffener can be greater than, equal to, or less than an area of the surface of the substrate. A thermal connector is coupled to the surface of the stiffener through the opening. A surface of the thermal connector is capable of attachment to a printed circuit board (PCB) when the BGA package is mounted to the PCB. The thermal connector can have a height such that the thermal connector extends into a cavity formed in a surface of the PCB when the BGA package is mounted to the PCB. Alternatively, the stiffener and thermal connector may be combined into a single piece stiffener, wherein the stiffener has a protruding portion.
    Type: Grant
    Filed: October 31, 2002
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Sam Ziqun Zhao, Reza-ur Rahman Khan
  • Patent number: 7161948
    Abstract: A network switch for network communications is disclosed. The switch includes a first data port interface, supporting at least one data port transmitting and receiving data at a first data rate and a second data port interface, supporting at least one data port transmitting and receiving data at a second data rate. A memory management unit for communicating data from at least one of the first data port interface and the second data port interface and a memory is also included. The switch uses a communication channel for communicating data and messaging information between the first data port interface, the second data port interface, and the memory management unit. The switch also has a plurality of lookup tables, including an address resolution lookup table, a VLAN table and module port table.
    Type: Grant
    Filed: June 17, 2002
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Srinivas Sampath, Mohan Kalkunte
  • Patent number: 7162002
    Abstract: A phase lock loop frequency synthesizer includes a phase rotator in the feedback path of the PLL. The PLL includes a phase detector, a low pass filter, a charge pump, a voltage controlled oscillator (“VCO”), and a feed back path connecting output of the VCO to the phase detector. The feedback path includes a phase rotator connected to the output of the VCO and to an input of a frequency divider. Coarse frequency control is implemented by adjusting the input reference frequency to the phase detector or by adjusting the divider ratio of the frequency divider. Fine frequency control is achieved by increasing or decreasing the rotation speed of the phase rotator. The phase rotator constantly rotates phase of the VCO output, thereby causing a frequency shift at the output of the phase rotator. The rotation speed of the phase rotator is controlled by an accumulator and a digital frequency control word.
    Type: Grant
    Filed: October 31, 2002
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Chun-Ying Chen, Michael Q Le, Myles Wakayama
  • Patent number: 7161613
    Abstract: An electronic, programmable filter is disclosed which selectively removes interference, noise or distortion components from a frequency band without perturbing any of the other signals of the band. An input frequency band such as a television channel spectrum is initially demodulated to baseband and applied to the input of the filter. The baseband spectrum is combined in a complex mixer with a synthesized frequency signal that shifts the spectrum a characteristic amount, in the frequency domain, so as to position an interference component in the region about DC. Once shifted, the frequency components about DC are removed by DC canceler circuit and the resulting spectrum is mixed with a subsequent synthesized frequency signal which shifts the spectrum back to its original representation and baseband. The frequency signals are developed by a programmable frequency synthesizer which a user may program with an intelligence signal that defines the frequency location of an interference signal within the spectrum.
    Type: Grant
    Filed: April 16, 2004
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Tian-Min Liu, Loke Kun Tan, Steven T. Jaffe, Robert A. Hawley
  • Patent number: 7161781
    Abstract: A signal driving system generates an output swinging between a first power supply (e.g., about 1.2 Volts), powering first and second drivers, and a second power supply (e.g., about 3.3 Volts), powering a first current mirror. The second power supply is generated external to the signal driving system and is used to allow for a desired common-mode differential output signal range. However, the second power supply produces voltage at a level above a rating of the devices in the signal driving system. Therefore, protection devices are used to protect the elements of the signal driving system from the second power supply. Accordingly, through use of the signal driving system of the present invention, a high voltage current mode driver can operate in a low voltage process without damaging the devices in the signal driving system.
    Type: Grant
    Filed: September 12, 2003
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Josephus A. E. P. van Engelen, Yee Ling Cheung, Mark J Chambers, Darwin Cheung
  • Patent number: 7161945
    Abstract: A cable modem termination system including a media access controller, at least one physical layer transceiver in connection with the media access controller for receiving and transmitting data, a CPU interface configured to communicate with a CPU, and a network functions module in communication with the media access controller and the CPU interface. The network functions module is configured to conduct flow management and classification functions upon packets traveling through the media access controller.
    Type: Grant
    Filed: August 30, 2000
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventor: Scott Andrew Cummings
  • Patent number: 7161213
    Abstract: A P-type metal oxide semiconductor (PMOS) device can include an N-well that does not extend completely throughout the active region of the PMOS device. For example, the PMOS device can be fabricated using a masking step to provide an N-well having an inner perimeter and an outer perimeter. The inner perimeter of the N-well surrounds at least a portion of the active region of the PMOS device. According to an embodiment, the inner perimeter of the N-well surrounds the entire active region. The PMOS device can include a deep N-well in contact with the N-well.
    Type: Grant
    Filed: August 5, 2004
    Date of Patent: January 9, 2007
    Assignee: Broadcom Corporation
    Inventors: Akira Ito, Henry K. Chen
  • Publication number: 20070006046
    Abstract: Self-generated automated tests can use a pseudo-random number generator to select one or more arguments that are passed to programs and scripts. The random arguments are driven by a configuration file where the limits for the parameters are defined. Multidimensional functions with multidimensional parameters can be tested. Test duration can be limited by time, number of iterations, or by any of the multidimensional functions or parameters. A pseudo-random seed for each test is recorded so that a test case can be reproduced if a failure is detected or otherwise.
    Type: Application
    Filed: September 7, 2005
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation
    Inventors: Angela Overman, Eric Noya, Jeffrey Wong
  • Publication number: 20070001767
    Abstract: A power amplifier circuit including a first transistor, a second transistor, and a power control circuit. The first transistor includes a first input and a first output. The second transistor includes a second input coupled in series with the first output of the first transistor. The input circuit is coupled to the second input of the second transistor. The control circuit includes a time delay circuit and a variable source.
    Type: Application
    Filed: September 11, 2006
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation
    Inventor: Chris NILSON
  • Publication number: 20070002878
    Abstract: A multi-protocol wireless communication baseband transceiver includes a baseband transmit processing module and a baseband receive processing module. The baseband transmit processing module includes an encoding module, an interleaving module, a plurality of symbol mapping modules, a plurality of domain conversion modules, a plurality of cyclic prefix modules, a plurality of compensation modules, and a control module that is operably coupled to produce preamble set up information and payload set up information based on a mode of a plurality of protocol modes.
    Type: Application
    Filed: May 15, 2006
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation, a California Corporation
    Inventors: Rajendra Moorti, Jason Trachewsky, Joachim Hammerschmidt, Ling Su
  • Publication number: 20070002981
    Abstract: A method is described for correcting sampling frequency offset (SFO) of a data packet in a communications system where carrier frequency (fc) and sampling frequency (fs) are driven by a common clock source. The method comprises, for each lth symbol in the data packet, estimating carrier frequency offset (CFO) in a received data packet. From the CFO estimate, an SFO estimate is derived, wherein the SFO is approximately equal to fs multiplied by said CFO estimate, and divided by fc. An SFO phase correction is generated according to the SFO estimate for each kth tone in a data stream. The SFO phase correction is then applied to each received data stream.
    Type: Application
    Filed: December 21, 2005
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation
    Inventors: Rohit Gaikwad, Rajendra Moorti
  • Publication number: 20070002974
    Abstract: A method and apparatus for trimming of a local oscillation within a radio frequency integrated circuit (RFIC) includes processing that begins when an RFIC receives a radio frequency (RF) signal having a known frequency. The processing then continues when the RFIC mixes the RF signal with a receiver local oscillation to produce a low intermediate frequency (IF) signal, which may have a carrier frequency of zero (i.e., a baseband signal) or up to a few mega Hertz). The processing then continues when the RFIC demodulates the low IF signal to produce demodulated data. The processing then continues as the RFIC determines a DC offset from the demodulated data, where the DC offset is reflective of the difference between the known frequency and the frequency of the receiver local oscillation. The processing then continues as the RFIC adjusts the receiver local oscillation to reduce the DC offset when the DC offset compares unfavorably with an allowable offset threshold.
    Type: Application
    Filed: September 5, 2006
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation, a California Corporation
    Inventors: Brima Ibrahim, Henrik Jensen
  • Publication number: 20070001714
    Abstract: An input power supply voltage level detection circuit and method are presented. The circuit includes a main detector core and a two-inverter buffer block that can include a first inverter and a second inverter. The circuit receives a voltage input signal and outputs a voltage output signal that is substantially equal to either the voltage input signal or ground, depending on whether the voltage input signal has reached a threshold voltage. The threshold voltage is defined by component characteristics of the main detector core and the two-inverter buffer block. The circuit can receive a hysteresis input signal, tied to the voltage input signal or the ground, that allows the threshold voltage to have a first threshold value when the voltage input signal increases and a second threshold value when the voltage input signal decreases. A power down input signal can also be received that allows the circuit to be powered down.
    Type: Application
    Filed: June 29, 2005
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation
    Inventor: Alireza Zolfaghari
  • Publication number: 20070004360
    Abstract: The present invention is directed to systems and method for attenuating intermodulation interference. In particular, methods and systems to attenuate intermodulation interference contained within an aggregate signal having a transmitted signal that was transmitted over a communications channel having channel effects that produce the intermodulation interference are provided. The communications channel may be a cable television distribution network and the signal may be a cable television signal. A method is provided to predict when intermodulation interference will be large, so that actions within a receiver can be taken to reduce the impact of the interference and improve overall receiver performance.
    Type: Application
    Filed: September 6, 2005
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation
    Inventor: Bruce Currivan
  • Publication number: 20070004346
    Abstract: A high-speed CMOS transmit/receive antenna switch includes a first transistor, a second transistor and a parasitic compensation network. The first transistor is operably coupled to an antenna, to a transmit path, and to receive a transmit/receive (T/R) control signal. The second transistor is operably coupled to the antenna, the receive path, and to receive the T/R control signal. When the T/R control signal is in a first state, the first transistor is active and the second transistor is inactive such that the transmit path is coupled to the antenna. When the T/R control signal is in a second state, the second transistor is active and the first transistor is inactive such that the receive path is coupled to the antenna. The parasitic compensation network is coupled to compensate for adverse effects of parasitic components of the first and second transistors at operating frequencies of the transmit/receive antenna switch.
    Type: Application
    Filed: September 5, 2006
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation, a California Corporation
    Inventor: Shahla Khorram
  • Publication number: 20070001889
    Abstract: An analog-to-digital converter (ADC) disposed in a data reception path to convert data from an analog format to a digital format is switched between two or more power modes to conserve power when data is not being received. ADC stays in a lower power-lower precision mode until an inbound data is detected, at which time the ADC switches to a higher power-higher precision mode to convert the data. Once data conversion is completed, the ADC switches back to the lower power-lower precision mode to conserve power.
    Type: Application
    Filed: September 5, 2006
    Publication date: January 4, 2007
    Applicant: Broadcom Corporation, a California Corporation
    Inventors: Srinivasa Garlapati, Paul Lettieri, Jason Trachewsky, Gregory Efland, Tom Kwan