Patents Assigned to Cypress Semiconductor
  • Patent number: 7471135
    Abstract: A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through.
    Type: Grant
    Filed: December 5, 2006
    Date of Patent: December 30, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventors: Vijay Kumar Srinivasa Raghavan, Ryan Tasuo Hirose
  • Publication number: 20080315847
    Abstract: A system includes a controllable voltage generator to generate a power supply voltage. The system also includes a system controller to determine a voltage level associated with the power supply voltage, and prompt the controllable voltage generator to generate the power supply voltage. The system includes a floating gate reference device to generate an absolute voltage reference based, at least in part, on the voltage level associated with the power supply voltage. The system can also include analog circuitry to perform one or more electrical operations responsive to the absolute voltage reference from the floating gate reference device.
    Type: Application
    Filed: April 17, 2008
    Publication date: December 25, 2008
    Applicant: Cypress Semiconductor Corporation
    Inventors: Harold Kutz, Warren Snyder, Thurman J. Rodgers
  • Publication number: 20080297388
    Abstract: A system includes an analog-to-digital modulator to convert at least one analog input signal into at least one digital output signal. The system also includes a processing device to set an operational order and a quantization level of the analog-to-digital modulator. The analog-to-digital modulator converts the analog input signal into the digital output signal according to the operational order and the quantization level.
    Type: Application
    Filed: March 31, 2008
    Publication date: December 4, 2008
    Applicant: CYPRESS SEMICONDUCTOR CORPORATION
    Inventors: Eashwar Thiagarajan, Mohandas Palatholmana Sivadasan, Gajender Rohilla, Harold Kutz, Monte Mar
  • Publication number: 20080301619
    Abstract: A system and method for graphically displaying modules and resources within a chip design software application. The system and method provide a data driven model for matching the hardware resource requirements for an associated user module and the available hardware resources on an underlying chip. Databases are utilized to describe the hardware resource requirements which are dictated by the particular user module and the available hardware resources of a particular chip. The user module descriptive database can be updated in response to additional user modules being added or changes to the hardware resource requirements of existing user modules. The hardware description database can be updated in response to additional chips being added. Further, the graphical interface relates both a user module and the possible hardware resource.
    Type: Application
    Filed: June 3, 2008
    Publication date: December 4, 2008
    Applicant: CYPRESS SEMICONDUCTOR CORPORATION
    Inventors: Kenneth Y. Ogami, Frederick R. Hood, III
  • Patent number: 7459671
    Abstract: An optical sensor and method of using the same is provided for sensing relative movement between the sensor and a surface by detecting changes in optical features of light reflected from the surface. In one embodiment, the sensor includes a two dimensional array of photosensitive elements, the array including at least a first plurality of photosensitive elements arranged and coupled to sense a first combined movement along a first set of at least two non-parallel axes, and a second plurality of photosensitive elements arranged and coupled to sense a second combined movement along a second set of a least two non-parallel axes.
    Type: Grant
    Filed: October 18, 2006
    Date of Patent: December 2, 2008
    Assignee: Cypress Semiconductor Corporation
    Inventors: Jahja I. Trisnadi, Clinton B. Carlisle, Robert J. Lang
  • Publication number: 20080294806
    Abstract: A Programmable System on a Chip Hub (PHUB) is configured to enable master processing elements within the PHUB to simultaneously access peripherals on different busses. The master processing elements include a Central Processing Unit (CPU) interface configured to decode addresses received from a CPU and configure the PHUB to connect signaling from the CPU to one of the multiple busses associated with the address. A second one of the master processing elements is a Direct Memory Access Controller (DMAC) source engine configured to conduct Direct Memory Access (DMA) reads. A third one of the master processing elements is a DMAC destination engine configured to conduct DMA writes independently of the CPU interface.
    Type: Application
    Filed: March 31, 2008
    Publication date: November 27, 2008
    Applicant: Cypress Semiconductor Corporation
    Inventors: Scott Allen Swindle, Warren Snyder, Drew Marshall Harrington
  • Publication number: 20080288755
    Abstract: A system includes a plurality of datapaths, each having structural arithmetic elements to perform various arithmetic operations based, at least in part, on configuration data. The system also includes a configuration memory coupled to the datapaths, the configuration memory to provide the configuration data to the datapaths, which causes the datapaths to collaborate when performing the arithmetic operations.
    Type: Application
    Filed: April 16, 2008
    Publication date: November 20, 2008
    Applicant: Cypress Semiconductor Corporation
    Inventors: Warren Synder, Bert Sullam
  • Patent number: 7453230
    Abstract: The circuit comprises a pulse width modulated (PWM) input signal, a resistor, an instrumentation amplifier, a filter and an analog to digital converter. The method of performing synchronization comprises sampling an analog signal and forming a digital data stream representing the signal, filtering the data stream to remove harmonics, measuring an approximate level of ripple in the data stream, detecting a change in the level of ripple, and based upon change in the level of ripple, determining if a stall has occurred.
    Type: Grant
    Filed: September 29, 2006
    Date of Patent: November 18, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventor: Viktor Kremin
  • Patent number: 7454645
    Abstract: A circuit and method are provided herein for monitoring the status of a clock signal. In general, the method may include supplying a pair of clock signals to a clock monitor circuit, which is configured for monitoring a status of one clock signal relative to the other. The status indicates whether the frequency of the one clock signal is faster, slower or substantially equal to the frequency of the other clock signal. Once determined, the status may be stored as a bit pattern within a status register, which is operatively coupled to the clock monitor circuit. This enables the status to be read by detecting a logic state of one or more bits within the status register.
    Type: Grant
    Filed: March 31, 2005
    Date of Patent: November 18, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventors: Gabriel M. Li, Greg J. Richmond, Sangeeta Raman
  • Patent number: 7447922
    Abstract: A method and system is provided for supplying power to a host via a USB port. The power is transmitted to the host using the standard VBUS and GND lines that are part of standard USB cables and connectors. The peripheral device includes a special USB descriptor block. During the standard enumeration process, the host reads this USB descriptor block and recognizes that the device can provide power to the host. A set feature command is used to start the power transmission to the host.
    Type: Grant
    Filed: May 24, 2005
    Date of Patent: November 4, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventors: Ray Asbury, Steven Connelly
  • Patent number: 7447958
    Abstract: A parallel data transmission test system can include a receiver section (100) having input selector circuits (104-O to 104-N) that provide a received test data to logic adjust circuits (106-O to 106-N) that “logically align” multiple incoming test values to remove intentionally introduced logic difference (e.g., inversion) with respect to one another. Result combining circuit (108) can logically combine output data values and provide a resulting sequence to a pattern sequence test circuit (110).
    Type: Grant
    Filed: May 4, 2006
    Date of Patent: November 4, 2008
    Assignee: Cypress Semiconductor Corporation
    Inventors: Gopalakrishnan Perur Krishnan, Eswar Vadlamani, Tarjinder Singh Munday
  • Patent number: 7447254
    Abstract: A method of transmitting communications codes is used in spread spectrum communications systems. The method includes transmitting a first pseudo-noise code, and transmitting a second pseudo-noise code, wherein the second pseudo-noise code is a time-reversed version of the first pseudo-noise code. A device includes a first shift register to store a first code and a second register to store a second code in a time-reversed version. A comparison circuit then compares the two codes and a result is output.
    Type: Grant
    Filed: March 25, 2004
    Date of Patent: November 4, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventors: Robert William Eugene Mack, Stephen O'Connor
  • Patent number: 7446805
    Abstract: A circuit for a pixel site in an imaging array includes a light-detecting element to convert incident light to a photocurrent and a reset transistor, operatively connected to the light-detecting element, to reset a voltage associated with the light-detecting element. The reset transistor hard resets the voltage associated with the light-detecting element and soft resets the voltage associated with the light-detecting element after the generation of the hard reset of the voltage associated with the light-detecting element. A pixel voltage of a column or row line is also measured by hard resetting the column or row line voltage to a first predetermined voltage; soft resetting the column or row line voltage to a first pixel voltage; hard resetting the column or row line voltage to a second predetermined voltage; soft resetting the column or row line voltage to a second pixel voltage; and determining a difference between the first and second pixel voltages, the difference being the measured pixel voltage.
    Type: Grant
    Filed: January 6, 2004
    Date of Patent: November 4, 2008
    Assignee: Cypress Semiconductor Corporation
    Inventors: Hae-Seung Lee, Keith Glen Fife, Lane G. Brooks, Jungwook Yang
  • Patent number: 7446063
    Abstract: A method of forming structures comprises depositing silicon nitride films simultaneously on a plurality of substrates at a first temperature, and heating the silicon nitride films at a temperature greater than the first temperature.
    Type: Grant
    Filed: February 24, 2006
    Date of Patent: November 4, 2008
    Assignee: Cypress Semiconductor Corp.
    Inventors: Sagy Levy, Mehran Sedigh
  • Publication number: 20080263334
    Abstract: An apparatus includes a configuration memory coupled to one or more structural arithmetic elements, the configuration memory to store values that cause the structural arithmetic elements to perform various functions. The apparatus also includes a system controller to dynamically load the configuration memory with values, and to prompt the structural arithmetic elements to perform functions according to the values stored by the configuration memory.
    Type: Application
    Filed: December 31, 2007
    Publication date: October 23, 2008
    Applicant: Cypress Semiconductor Corp.
    Inventors: Warren Synder, Bert Sullam
  • Publication number: 20080258740
    Abstract: A self-calibration system includes a variable current source to generate a default source current for charging a capacitive load, and a load charge calibrator to detect a voltage associated with the capacitive load when charged by the default source current, and to generate a current control feedback according to the detected voltage and a desired charged voltage of the capacitive load, the current control feedback to indicate to the variable current source a charge current capable of charging the capacitive load to the desired charged voltage.
    Type: Application
    Filed: June 26, 2007
    Publication date: October 23, 2008
    Applicant: CYPRESS SEMICONDUCTOR CORPORATION
    Inventors: David Wright, Jason Muriby, Erhan Hancioglu
  • Publication number: 20080258804
    Abstract: A system includes a bandgap temperature sensor to generate multiple base-emitter voltages. The system also include a controller to detect the base-emitter voltages generated by the bandgap temperature sensor and to generate a bandgap reference voltage according to the multiple base-emitter voltage signals, the bandgap reference voltage having a voltage level that remains substantially constant relative to environmental temperature variations.
    Type: Application
    Filed: April 17, 2008
    Publication date: October 23, 2008
    Applicant: Cypress Semiconductor Corporation
    Inventor: Harold Kutz
  • Publication number: 20080259065
    Abstract: Embodiments of the invention relate to a configurable LCD driver system having a plurality of configurable LCD drivers. Each LCD driver may be configured as a common or segment driver by selecting a drive voltage from an appropriate set of drive voltages associated with a common or segment driver in accordance with certain parameters, such as whether a user may configure the LCD driver as a common driver or segment driver, a multiplex ratio, and/or bias ratio of an LCD panel. The drive time and drive strength associated with the LCD driver may also be configurable. The selected drive voltage may be provided to a drive buffer to output an LCD drive voltage waveform for driving one or more segments or pixels in an LCD panel. A memory may store appropriate display data for both the segment and common drivers to control the output drive capability of the LCD driver.
    Type: Application
    Filed: September 28, 2007
    Publication date: October 23, 2008
    Applicant: CYPRESS SEMICONDUCTOR CORPORATION
    Inventors: David Wright, Jason Muriby, Erhan Hancioglu
  • Publication number: 20080258759
    Abstract: A programmable routing scheme provides improved connectivity both between Universal Digital Blocks (UDBs) and between the UDBs and other micro-controller elements, peripherals and external Inputs and Outputs (I/Os) in the same Integrated Circuit (IC). The routing scheme increases the number of functions, flexibility, and the overall routing efficiency for programmable architectures. The UDBs can be grouped in pairs and share associated horizontal routing channels. Bidirectional horizontal and vertical segmentation elements extend routing both horizontally and vertically between different UDB pairs and to the other peripherals and I/O.
    Type: Application
    Filed: December 27, 2007
    Publication date: October 23, 2008
    Applicant: Cypress Semiconductor Corporation
    Inventors: Warren Snyder, Bert Sullam, Haneef Mohammed
  • Publication number: 20080259702
    Abstract: Embodiments of the invention relate to a state-monitoring memory element. The state-monitoring memory element may have a reduced ability to retain a logic state than other regular memory elements on an IC. Thus, if the state-monitoring memory elements fails or loses state during testing, it may be a good indicator that the IC's state retention may be in jeopardy, possibly requiring the IC to be reset. The state-monitoring memory element may be implemented by degrading an input voltage supply to the state-monitoring memory element across a diode and/or a transistor. One or more current sources may be used to stress the state-monitoring memory element. A logic analyzer may be used to analyze the integrity of the state-monitoring memory element and trigger appropriate actions in the IC, e.g., reset, halt, remove power, interrupt, responsive to detecting a failure in the state-monitoring memory element.
    Type: Application
    Filed: September 19, 2007
    Publication date: October 23, 2008
    Applicant: CYPRESS SEMICONDUCTOR CORPORATION
    Inventors: Michael Sheets, Timothy Williams