Patents Assigned to LSI
-
Patent number: 5811863Abstract: Several inventions are disclosed. A cell architecture using hexagonal shaped cells is disclosed. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons, by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60.degree.. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed.Type: GrantFiled: August 21, 1995Date of Patent: September 22, 1998Assignee: LSi Logic CorporationInventors: Michael D. Rostoker, James S. Koford, Ranko Scepanovic, Edwin R. Jones, Gobi R. Padmanahben, Ashook K. Kapoor, Valeriy B. Kudryavtsev, Alexander E. Andreev, Stanislav V. Aleshin, Alexander S. Podkolzin
-
Patent number: 5808901Abstract: A method of making, including a method of floorplanning, an integrated circuit includes the separation of electrical logic function cells of the integrated circuit into sets or macros of data path cells, each of which evidence a high level of similarity or repetitiveness in the integrated circuit, and into sets of random logic cells, which each are connected to data path cells but which do not meet topological and connectivity criteria for the data path cells. The data path cells are iteratively sorted according to connectivity requirements and are initially placed on a provisional floor plan of the integrated circuit in a cell-space matrix of rows and columns, the rows being of substantially uniform width to accommodate functional modules of the data path cells, and the rows being of variably height to cooperatively define the spaces of the cell-space matrix.Type: GrantFiled: May 5, 1997Date of Patent: September 15, 1998Assignee: LSI Logic CorporationInventors: Eric Chih-Liang Cheng, Ching-Yen Ho
-
Patent number: 5808932Abstract: A memory circuit which enables storage of more than two logic states in a memory cell. Since the additional logic states may be used to represent additional information bits, this memory circuit increases the number of bits that may be stored per memory cell, thereby increasing the storage density and reducing the cost per bit. The disclosed memory circuit comprises an analog-to-digital converter coupled to detect a current through a transistor in a memory cell. The current is determined by a charge stored on the transistor's gate. By enabling the current to be detected in discrete increments, it becomes possible to represent more than one bit of information with the charge stored in the memory cell. Usage of additional increments necessitates more precise storage and detection circuitry. In one embodiment, the storage circuitry uses feedback to obtain a greater logic state retrieval accuracy.Type: GrantFiled: December 23, 1996Date of Patent: September 15, 1998Assignee: LSI Logic CorporationInventors: V. Swamy Irrinki, Ashok Kapoor, Raymond T. Leung, Alex Owens, Thomas R. Wik
-
Patent number: 5808899Abstract: A system for optimizing placement of a plurality of cells located on a surface of a semiconductor chip divided into regions by grid lines is disclosed herein. The system first increases the size associated with each cell by a fixed amount. The system then performs various density equalization routines to all cells, and locates cells having a size greater than a predetermined quantity and fixes those cells. Finally, the system executes a plurality of optimal cell movement routines to crystallize cell placement.Type: GrantFiled: June 28, 1996Date of Patent: September 15, 1998Assignee: LSI Logic CorporationInventors: Ranko Scepanovic, James S. Koford, Alexander E. Andreev
-
Patent number: 5808900Abstract: A semiconductor memory layout definition for connection to a power supply bus in an integrated circuit layout pattern. The layout definition includes an outline and a plurality of power supply conductor segments within the outline. At least one of the power supply conductor segments has a direct strap identifier which indicates a desired attachment to the power supply bus. The direct strap identifier is passed to a routing design tool which routes a direct strap conductor from the power supply bus to the power supply conductor segments having the direct strap identifier.Type: GrantFiled: April 30, 1996Date of Patent: September 15, 1998Assignee: LSI Logic CorporationInventors: Myron Buer, Kevin R. LeClair, Sudhakar Sabada, Mike T. Liang
-
Patent number: 5809243Abstract: A personal interface system allows a user to access personal records on a database. Each user is provided with a personal interface device. The personal interface device is equipped with wireless and wired communication equipment, allowing a user to access the database anywhere, at any time. A measure of security is provided by a smart card, which must be inserted into the personal interface device.Type: GrantFiled: December 29, 1995Date of Patent: September 15, 1998Assignee: LSI Logi CorporationInventors: Michael D. Rostoker, John Daane, Sandeep Jaggi
-
Patent number: 5808474Abstract: A socket for testing an integrated circuit ball grid array package having external contacts formed by an array of solder balls is formed with a flexible bladder in the socket bottom. The upper side of the bladder has a test contact pattern that matches the pattern of the solder balls on the package. The side of the bladder carrying the test contact pattern is formed of conventional flexible circuit tape having contacts of spherical, conical or cylindrical shape formed thereon by conventional techniques, with circuit traces also formed on the flexible circuit tape extending to the outside of the socket for connection to test circuitry. Inflation of the bladder drives its test contact pattern against the solder balls of a package held in the socket and forces the flexible test contact substrate of the bladder to conform to any non-planar configuration of the ball grid array.Type: GrantFiled: July 26, 1996Date of Patent: September 15, 1998Assignees: LSI Logic Corporation, International Business MachinesInventors: James W. Hively, Michael DiPietro
-
Patent number: 5808330Abstract: A cell architecture using hexagonal shaped cells is disclosed. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons, by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60.degree.. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed. A novel device called a "tri-ister" is disclosed.Type: GrantFiled: August 21, 1995Date of Patent: September 15, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, James S. Koford, Ranko Scepanovic, Edwin R. Jones, Gobi R. Padmanahben, Ashok K. Kapoor, Valeriv B. Kudryavtsev, Alexander E. Andreev, Stanislav V. Aleshin, Alexander S. Podkolzin
-
Patent number: 5804249Abstract: A process of forming a tungsten contact plug, on an integrated circuit (IC), that is substantially free of seam formation is described. The process includes forming a dielectric layer on a surface of a substrate, forming a via in the dielectric layer, blanket depositing a first bulk layer of tungsten on the dielectric layer and partially filling the via, blanket depositing an amorphous or a microcrystalline layer of tungsten over the first bulk layer of tungsten such that growth of tungsten grains inside the via is effectively inhibited, and blanket depositing a second bulk layer of tungsten on the amorphous or microcrystalline layer.Type: GrantFiled: February 7, 1997Date of Patent: September 8, 1998Assignee: LSI Logic CorporationInventors: Valeriy Y. Sukharev, David J. Heine
-
Patent number: 5805089Abstract: A time-division data multiplexer has feedback for adjusting the select clock cross-over voltage. The multiplexer includes a multi-phase clock generator having a plurality of select clock outputs with different phases, a plurality of parallel data inputs and first and second serial data outputs. A first set of gating transistors is coupled between the first data output and a common node. Each transistor in the first set is gated by a corresponding data input and at least one corresponding select clock output. A second set of gating transistors is coupled between the second data output and the common node. Each transistor in the second set is gated by a corresponding data input and at least one corresponding select clock output. A first current source is coupled to the common node.Type: GrantFiled: October 21, 1996Date of Patent: September 8, 1998Assignee: LSI Logic CorporationInventors: Alan S. Fiedler, Shoba Krishnan
-
Patent number: 5804340Abstract: A method of inspecting a photomask for use in photolithography which accounts for the rounding of corners of features that occurs during manufacture of the photomask. A data tape used in the preparation of the photomask is first provided. An inspection tape is then prepared by modifying the data on the data tape to account for rounding of the features during preparation of the photomask. Finally, an inspection device is used to compare features on the photomask to data on the inspection tape corresponding to such features.Type: GrantFiled: December 23, 1996Date of Patent: September 8, 1998Assignee: LSI Logic CorporationInventors: Mario Garza, Keith K. Chao
-
Patent number: 5801432Abstract: Electronic systems using separate and distinct conductive layers for power and ground are insulated from one another and a patterned signal conductive layer to form a flexible substrate for mounting a semiconductor die in a semiconductor device assembly of the system. TAB technology is utilized to produce an assembly that has superior electrical characteristics because power and ground is conducted on separate low impedance conductive layers. The power and ground leads connecting the semiconductor die and external circuits are selected from the signal trace layer, cut bent downward and attached by bonding to the respective power or ground layer. A tool is disclosed for cutting the selected leads. The present invention further provides a system utilizing a wafer probe card which includes a multi-layer, relatively flexible tape-like substrate having a first conductive layer patterned to have a number of probe leads thereon.Type: GrantFiled: April 16, 1996Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, Kurt Raymond Raab, John McCormick
-
Patent number: 5801072Abstract: A method of assembling flip chips in a package. Solder bumps are attached to a first flip chip and to a second flip chip. A package substrate having first and second opposing sides is provided, and the first flip chip is electrically connected to the first side of the package substrate using the solder bumps attached to the first flip chip. The second flip chip is also electrically connected to the second side of the package substrate using the solder bumps attached to the second flip chip. The position of the second flip chip is substantially opposed to and aligned with the position of the first flip chip. The first and second flip chips are under filled with a heat conductive epoxy. The first flip chip is encapsulated against the first side of the package substrate, and the second flip chip is encapsulated against the second side of the package substrate. Solder balls are attached to the first side of the package insert.Type: GrantFiled: March 14, 1996Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventor: Ivor G. Barber
-
Patent number: 5801422Abstract: Several inventions are disclosed. A cell architecture using hexagonal shaped cells is disclosed. The architecture is not limited to hexagonal shaped cells. Cells may be defined by clusters of two or more hexagons, by triangles, by parallelograms, and by other polygons enabling a variety of cell shapes to be accommodated. Polydirectional non-orthogonal three layer metal routing is disclosed. The architecture may be combined with the tri-directional routing for a particularly advantageous design. In the tri-directional routing arraingement, electrical conductors for interconnecting terminals of microelectronic cells of an integrated circuit preferrably extend in three directions that are angularly displaced from each other by 60.degree.. The conductors that extend in the three directions are preferrably formed in three different layers. A method of minimizing wire length in a semiconductor device is disclosed. A method of minimizing intermetal capacitance in a semiconductor device is disclosed.Type: GrantFiled: August 21, 1995Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, James S. Koford, Ranko Scepanovic, Edwin R. Jones, Gobi R. Padmanahben, Ashok K. Kapoor, Valeriy B. Kudryavtsev, Alexander E. Andreev, Stanislav V. Aleshin, Alexander S. Podkolzin
-
Patent number: 5802287Abstract: An asynchronous transfer mode (ATM) processing system interconnection or termination unit is implemented on a single integrated circuit chip. The unit includes a universal protocol device having Virtual Channel Memory (VCR) for storing ATM cells for segmentation and reassembly, a Direct Memory Access (DMA) controller for interconnecting the VCR to a host unit, and a Parallel Cell Interface (PCI) for interconnecting the VCR to an ATM network. A Reduced Instruction Set Computer (RISC) microprocessor controls the DMA controller as well as segmentation and reassembly of Conversion Sublayer Payload Data Unit (CS-PDU)s and transfer between the memory, the host and the ATM network and other operations of the device using single clock cycle instructions. The operating program for the RISC microprocessor is stored in a volatile Instruction Random Access Memory (IRAM) in the form of firmware which is downloaded at initialization.Type: GrantFiled: August 3, 1995Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventors: Michael D. Rostoker, D. Tony Stelliga, Paul Bergantino
-
Patent number: 5801958Abstract: A technique for hierarchical display of control and dataflow graphs allowing a user to view hierarchically filtered control and dataflow information related to a design. The technique employs information inherent in the design description and information derived from design synthesis to identify "modules" of the design and design hierarchy. The user can specify a level of detail to be displayed for any design element or group of design elements. Any CDFG (control and dataflow graph) object can be "annotated" with a visual attribute or with text to indicate information about the design elements represented by the object. For example, block size, interior color, border color, line thickness, line style, etc., can be used to convey quantitative or qualitative information about a CDFG object. Examples of information which can be used to "annotate" objects include power dissipation, propagation delay, the number of HDL statement represented, circuit area, number of logic gates, etc.Type: GrantFiled: September 10, 1996Date of Patent: September 1, 1998Assignee: LSI Logic CorporationInventors: Carlos Dangelo, Daniel Watkins, Doron Mintz
-
Patent number: 5799091Abstract: According to the present invention, a single chip semiconductor devices is provided. In one version of the invention, a single chip CMOS technology architecture is used to implement all or various combinations of baseband radio transmission, baseband interfaces and filtering, source coding, source interfaces and filtering, control and supervision, power and clock management, keyboard and display drivers, memory management and code compaction, digital signal processing ("DSP") and DSP memory and radio interface functions.Type: GrantFiled: May 24, 1996Date of Patent: August 25, 1998Assignee: LSI Logic CorporationInventor: Johan Lodenius
-
Patent number: 5799080Abstract: A code mechanism is provided in an integrated circuit for identifying the integrated circuit such as by serial number or for use in enabling the circuit and equipment housing the circuit. Fuses, antifuses, and programmable field effect transistors are used in an array for establishing a code. The code can be established by loading a register through the array and then reading the register. Alternatively,the contents of the register can be compared with a code provided by a user to enable the circuit. In another embodiment, a ROM is loaded with a table of encryption keys, and a user addresses the ROM by loading an address in a register or in a RAM.Type: GrantFiled: July 13, 1995Date of Patent: August 25, 1998Assignee: LSI Logic CorporationInventors: Gobi R. Padmanabhan, Joseph M. Zelayeta, Visvamohan Yegnashankaran, James W. Hively, John P. Daane
-
Patent number: 5796434Abstract: A system and method for estimating motion vectors between frames of a video sequence which operates in the DCT domain with improved efficiency and reduced computational requirements. The motion estimation system operates to encode a target block using pointers or motion vectors to a previously encoded block, referred to as the reference block or search block. The system first partitions the target frame into a plurality of target blocks, and DCT transforms the target blocks in the target frame. The motion estimation system then selects a candidate block from the search frame and DCT transforms the selected candidate block. The motion estimation system uses a novel method for selecting candidate blocks which allows re-use of at least a portion of the transformed values of a prior selected candidate block.Type: GrantFiled: June 7, 1996Date of Patent: August 18, 1998Assignee: LSI Logic CorporationInventor: Mody Lempel
-
Patent number: 5796650Abstract: A memory circuit wherein subthreshold leakage current may be reduced. The memory circuit includes a memory array composed of one or more storage cells that are each configured to store a memory value on a storage transistor. The storage cells further include a write transistor coupled to the storage transistor that is configured to allow data driven on a write bit line to be stored to the storage transistor. The write bit line is coupled to a write control unit, which includes a buffer and a offset voltage element. The buffer is configured to establish an output voltage on the write bit line in response to an input voltage. The offset voltage element is coupled to the buffer, and is configured to offset the output voltage on the write bit line by a predetermined amount. In one implementation of the write control unit, the buffer is formed by an inverter that includes a p-channel and an n-channel transistor. The offset voltage element is a diode-connected transistor coupled between the inverter and ground.Type: GrantFiled: May 19, 1997Date of Patent: August 18, 1998Assignee: LSI Logic CorporationInventors: Thomas R. Wik, Shahryar Aryani