Patents Examined by Khanh Dang
-
Patent number: 8190942Abstract: A global timebase system and method for a system-on-chip synchronizes multiple clock domains in each of a plurality of receiver modules by broadcasting a global timebase count value as Gray code over a global timebase bus. A global timebase generator includes a binary counter and a binary-to-Gray-code converter. Each receiver module registers the global timebase count value with its own local clock and includes a Gray-code-to-binary converter. The converted value, in binary form, may be used as least significant bits of a globally synchronized local timebase. Most significant bits may be generated by a local binary counter incremented at each 1-to-0 transition of the most significant bit of the global timebase count value.Type: GrantFiled: July 2, 2008Date of Patent: May 29, 2012Assignee: Cradle IP, LLCInventors: Moshe B. Simon, Erik P. Machnicki
-
Patent number: 8180946Abstract: An interface configured to support a signaling protocol between a first hardware component and a second hardware component. The interface comprises a first pin, a second pin, and a third pin. The first pin is configured to provide a write clock signal sourced from the first hardware component to the second hardware component during a write operation. The second pin is configured to receive a read clock signal sourced from the second hardware component during a read operation. The third pin is configured to transfer serial control information from the first hardware component to the second hardware component during both the read operation and the write operation. Only the third pin is used to transfer the serial control information. The serial control information includes control information for both the read operation and the write operation.Type: GrantFiled: September 7, 2010Date of Patent: May 15, 2012Assignee: Marvell International Ltd.Inventors: Yat-Tung Lam, Pantas Sutardja
-
Patent number: 8176353Abstract: The invention describes a method for transferring data between a first clock domain having a first clock rate (CLK1) and at least one additional clock domain having a second clock rate (CLK2), comprising the following for the transfer of data from the first to the second clock domain (CLK1, CLK2): reading in of a data item in accordance with the first clock rate (CLK1) into a first memory (11), and locking of the first memory after saving the data item, signalizing a transfer start after saving the data item in the first memory (11) by means of a transfer start signal (TS), reading out the data item from the first memory, and reading in the data item into a second memory, each according to the second clock signal (CLK2), processing the transfer start signal (TS) according to the second clock signal (CLK2) for generating a transfer end signal (TD), processing the transfer end signal (TD) according to the first clock signal (CLK1) for generating a release signal (TD?) and releasing the first memory as a functiType: GrantFiled: January 16, 2009Date of Patent: May 8, 2012Assignee: Trident Microsystems (Far East) Ltd.Inventor: Thorsten Lutscher
-
Patent number: 8166219Abstract: Provided is a bus signal encoding/decoding method and apparatus. The bus signal encoding method includes receiving a bus signal, XOR-operating all but the first byte sequence of the bus signal in a bitwise manner, inverting the even-numbered byte sequences of the XOR-operated bus signal in a bitwise manner, and serializing the inverted bus signal.Type: GrantFiled: September 24, 2009Date of Patent: April 24, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Jae Sung Lee, Sung Nam Kim, Seong Woon Kim
-
Patent number: 8161200Abstract: In one general aspect, methods and devices for use with multiple communications protocols automatically determine which communications protocol to use when connected to a system bus. Signals transmitted on the system bus are monitored to determine what communications protocol the system bus is using. After determining which communications protocol the system is using, a compatible communications protocol is selected from one of several communications protocols stored in a device's memory. As a result, a user may connect a device to the system bus without having to determine which communications protocol is used by the system bus. Furthermore, suppliers may stock a single type of device that is compatible with multiple communications protocols reducing overhead associated with stocking devices. In addition, a device may be switched between systems without regard to the communications protocol of the device or system.Type: GrantFiled: November 10, 2008Date of Patent: April 17, 2012Assignee: Invensys Systems, Inc.Inventor: Vladimir Kostadinov
-
Patent number: 8156356Abstract: In some embodiments, a method for automatically and dynamically controlling the power states of physical layer links (PHYs) in a modular information handling system is provided. A chassis manager automatically determines a status of at least one of the chassis manager and a managed chassis module of a modular information handling system. The chassis manager automatically identifies a PHY power down condition based at least on the determined status of at least one of the chassis manager and the managed chassis module, and in response to identifying the power down condition, the chassis manager powers down one or more management link PHYs associated with a management link between the chassis manager and the managed chassis module.Type: GrantFiled: January 15, 2009Date of Patent: April 10, 2012Assignee: Dell Products L.P.Inventor: Timothy Lambert
-
Patent number: 8151028Abstract: An information processing apparatus connected with an IO device, having a processing unit, a channel device transferring data between the information processing apparatus and the IO device having a activation controller activating the channel device, a storage device having a predetermined area storing a result operation executed by the channel device, an interrupt controller controlling an interrupt required by the channel device to the processing unit, a channel device controller controlling the channel device and a driver writing a request for a first interrupt in the area of the storage device through the channel device and requiring the first interrupt to the processing unit by using the interrupt controller, wherein the processing unit executes driver commands for reading information stored in the area and requesting the first interrupt when the processing unit detects the request for the first interrupt.Type: GrantFiled: February 13, 2009Date of Patent: April 3, 2012Assignee: Fujitsu LimitedInventor: Shuji Nishino
-
Patent number: 8151029Abstract: A demodulator can include first data and clock pads to couple the demodulator to a host device via a first bus, and second data and clock pads to couple the demodulator to a radio frequency (RF) tuner via a second bus. The device may further include passthrough logic to couple host data and a host clock from the first bus to the second bus and to couple tuner data from the second bus to the first bus during a passthrough mode. During this mode, however, the two buses may remain electrically decoupled. When the passthrough mode is disabled, the RF tuner is thus shielded from noise present on the first bus.Type: GrantFiled: December 30, 2010Date of Patent: April 3, 2012Assignee: Silicon Laboratories Inc.Inventors: Scott Haban, Dylan Hester, Ruifeng Sun
-
Patent number: 8127067Abstract: A hard disk controller including a first circuit, a second circuit, a third circuit, and a mode circuit. The first circuit is configured to transmit a first signal to control data transfer between the hard disk controller and a read/write channel circuit. The second circuit is configured to transmit and receive data under control of the first signal. The third circuit is configured to transmit a second signal to control data transfer between a storage media and the read/write channel circuit. The mode circuit is configured to transfer mode data under control of the first signal and the second signal. The mode data indicates i) whether the data is continued from a previous sector or is associated with a new sector, and ii) a byte size of the data.Type: GrantFiled: August 18, 2010Date of Patent: February 28, 2012Assignee: Marvell International Ltd.Inventor: Saeed Azimi
-
Patent number: 8127154Abstract: A cost associated with taking a checkpoint is determined. The cost includes an energy cost. An interval between checkpoints is computed so as to minimize the cost. An instruction is sent to schedule the checkpoints at the computed interval. The energy cost may further include a cost of energy consumed in collecting and saving data at a checkpoint, a cost of energy consumed in re-computing a computation lost due to a failure after taking the checkpoint, or a combination thereof. The cost may further include, converted to a cost equivalent, administration time consumed in recovering from a checkpoint, computing resources expended in taking a checkpoint, computing resources expended after a failure in restoring information from a checkpoint, performance degradation of an application while taking a checkpoint, or a combination thereof.Type: GrantFiled: October 2, 2008Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventor: Elmootazbellah N Elnozahy
-
Patent number: 8117369Abstract: An I/O module configured to operate in a memory module socket and method for extending a memory interface are generally described herein. The I/O module may include a serial-presence detection (SPD) device to indicate that the I/O module is an I/O device and to indicate one or more functions associated with the I/O module. The I/O module may also include a serial data controller to communicate serial data in accordance with a predetermined communication technique with a configurable switch of a host system over preselected system management (SM) bus address lines and unused system clock signal lines of the memory module socket. The predetermined communication technique may include a peripheral component interconnect express (PCIe), a Serial Advanced Technology Attachment (SATA), a Serial Attached Small Computer System Interface (SAS), a universal-serial bus (USB) or a switched-fabric (InfiniBand) communication technique.Type: GrantFiled: January 6, 2011Date of Patent: February 14, 2012Assignee: Cisco Technology, Inc.Inventors: Satyanarayana Nishtala, Thomas Lee Lyon, Daniel Edward Lenoski
-
Patent number: 8117367Abstract: A processor system with an application and a maintenance function that would interfere with the application if concurrently executed. The processor system comprises a set of processor cores operable in different security and context-related modes, said processors having at least one interrupt input and at least one wait for interrupt output. The processor system also comprises a wait for interrupt expansion circuit responsive to the at least one wait for interrupt output to provide an interrupt signal, at least one of said processor cores operable in response to the interrupt signal to schedule a maintenance function separated in time from execution of the application.Type: GrantFiled: February 16, 2011Date of Patent: February 14, 2012Assignee: Texas Instruments IncorporatedInventors: Gregory R. Conti, Franck Dahan
-
Patent number: 8112572Abstract: An apparatus for swapping output high-speed multimedia signals. In one embodiment the apparatus comprises a plurality of inputs coupled to a multimedia transmitter; a plurality of outputs coupled to a plurality of pins of a multimedia interface connector; and a controller for generating a control signal for configuring an order in which the plurality of inputs are routed to the plurality of outputs, wherein the order in which the plurality of inputs are routed to the plurality of outputs is set to enable un-crossing of one or more conducting wires coupling the plurality of inputs to the multimedia transmitter and to enable un-crossing of one or more conducting wires coupling the plurality of outputs and the plurality of pins of the multimedia interface connector.Type: GrantFiled: October 29, 2008Date of Patent: February 7, 2012Assignee: TranSwitch CorporationInventor: Amir Bar-Niv
-
Patent number: 8108581Abstract: According to one embodiment, an information processing apparatus including a suspension/resume function includes a bus controller which controls a bus capable of transmitting data at a first transmission speed or a second transmission speed lower than the first transmission speed, a storage module which stores setting information for limiting a data transmission speed of the bus to the second transmission speed, an initializing module which initializes the bus controller so as to limit the data transmission speed of the bus to the second transmission speed if the setting information is stored in the storage module when the apparatus is activated or returned from a suspended state, and a controller which stores the setting information into the storage module and makes the apparatus transit to the suspended state and return from the suspended state, when the transmission speed of the bus is limited to the second transmission speed.Type: GrantFiled: June 16, 2010Date of Patent: January 31, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyoshi Kuwahara, Isamu Uchiyama
-
Patent number: 8103817Abstract: A system for accessing a memory card is provided. The system includes a control unit having a control pin and a processor. The processor senses a card-insertion signal from a socket via the control pin for indicating whether the memory card has been inserted into the socket. The processor provides a power control signal via the control pin to supply an operating voltage to the memory card when the sensed card-insertion signal indicates that the memory card has been inserted into the socket. The processor detects whether a write protection function of the memory card is present via the control pin.Type: GrantFiled: January 17, 2011Date of Patent: January 24, 2012Assignee: Mediatek Inc.Inventors: Ming-Hsun Chi, Cheng Liang Chang
-
Patent number: 8099540Abstract: A reconfigurable circuit includes a network circuit for controlling connections between the output terminal and the input terminal of an arithmetic unit group, and a first selector connected between the arithmetic unit group and the network circuit. When a first control signal is in a first state, the first selector connects a first terminal of the arithmetic unit group to a first terminal of the network circuit, and also connects a second terminal of the arithmetic unit group to a second terminal of the network circuit. Meanwhile, when the first control signal is in a second state, the first selector connects the first terminal of the arithmetic unit group to the second terminal of the network circuit, and also connects the second terminal of the arithmetic unit group to the first terminal of the network circuit.Type: GrantFiled: October 11, 2006Date of Patent: January 17, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Takashi Hanai, Tetsuo Kawano
-
Patent number: 8078783Abstract: An information processing apparatus includes a card slot to which a card-type medium is inserted, a determination unit configured to determine an operation mode, from among a first, second and third operation modes, which attains the highest speed of data communication between the information processing apparatus and the cardtype medium on the basis of a first, second and third communication speeds and the interruption-preventing maximum data size, and a data communication unit configured to perform data communication between the information processing apparatus and the card-type medium in the operation mode which attains the highest speed of the data communication and which is selected from among the first to third operation modes by the determination unit.Type: GrantFiled: January 8, 2009Date of Patent: December 13, 2011Assignee: Seiko Epson CorporationInventor: Kenji Yoshida
-
Patent number: 8073984Abstract: Improved techniques for communicating between a portable electronic device and an accessory (or auxiliary) device are disclosed. The accessory device can augment or supplement the functionality or capabilities of the portable electronic device. For example, in one embodiment, the accessory device can provide wireless communication capabilities to the portable electronic device. In one embodiment, the portable electronic device pertains to a portable media player and thus provide media data for storage, playback or transmission. In one embodiment, the accessory device is attachable to the portable electronic device.Type: GrantFiled: May 22, 2006Date of Patent: December 6, 2011Assignee: Apple Inc.Inventors: Gregory Thomas Lydon, Scott Krueger
-
Patent number: 8069290Abstract: A processing system operable in various execution environments. The system comprises plural processor cores having respective interrupt inputs, respective wait for interrupt outputs, and respective security outputs. The system also comprises a register coupled to at least one of the processor cores for identifying active execution environments. The system also comprises a global interrupt handler operable to selectively route interrupts to one or more of the interrupt inputs of said plural processor cores. The system also comprises a conversion circuit having plural interrupt-related output lines, and said conversion circuit fed with at least some of said respective wait for interrupt outputs and respective security outputs and fed by said register.Type: GrantFiled: February 16, 2011Date of Patent: November 29, 2011Assignee: Texas Instruments IncorporatedInventors: Gregory R. Conti, Franck Dahan
-
Patent number: 8060770Abstract: A system that includes a clock tree and multiple variable delay components. The system is characterized by including a first set of fuses indicative of identities of variable delay components that belong to a first set of variable delay components, a second set of fuses indicative of delay values of the variable delay components that belong to the first set of variable delay components, and a second set of variable delay components that are set to at least one default delay value. A method for reducing clock skews, the method includes providing a clock tree that includes a set of variable delay components. The method is characterized by selecting a first set of variable delay components in view of timing violations occurring due clock skews, setting delay values of variable delay components that form a first set of variable delay components by programming fuses, and setting delay values of variable delay components that form a second set of variable delay components to at least one default value.Type: GrantFiled: November 2, 2005Date of Patent: November 15, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Dan Kuzmin, Michael Priel, Michael Zimin