Capacitor with conductively doped Si-Ge alloy electrode

- Micron Technology, Inc.

Capacitors and methods of forming capacitors are disclosed. In one implementation, a capacitor includes a capacitor dielectric layer including Ta2O5 formed over a first capacitor electrode. A second capacitor electrode is formed over the Ta2O5 capacitor dielectric layer. Preferably, at least a portion of the second capacitor electrode is formed over and in contact with the Ta2O5 in an oxygen containing environment at a temperature of at least about 175° C. Chemical vapor deposition is one example forming method. The preferred second capacitor electrode includes a conductive metal oxide. A more preferred second capacitor electrode includes a conductive silicon including layer, over a conductive titanium including layer, over a conductive metal oxide layer. A preferred first capacitor electrode includes a conductively doped Si—Ge alloy. Preferably, a Si3N4 layer is formed over the first capacitor electrode. DRAM cells and methods of forming DRAM cells are disclosed.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
RELATED PATENT DATA

This patent resulted from a continuation application of U.S. patent application Ser. No. 09/630,850, filed Aug. 2, 2000, entitled “Capacitors and DRAM Memory Cells”, naming Husam N. Al-Shareef, Scott Jeffrey DeBoer, F. Daniel Gealy and Randhir P. S. Thakur as inventors, the disclosure of which is incorporated by reference, which patent resulted from a divisional application of U.S. patent application Ser. No. 09/033,063, filed Feb. 28, 1998, entitled “Capacitors, Methods of Forming Capacitors, and DRAM Memory Cells”, naming Husam N. Al-Shareef, Scott Jeffrey DeBoer, F. Daniel Gealy and Randhir P. S. Thakur as inventors, now U.S. Pat. No. 6,191,443 B1, issued on Feb. 20, 2001, the disclosure of which is also incorporated by reference.

TECHNICAL FIELD

This invention relates to capacitors, to methods of forming capacitors, and to DRAM cells.

BACKGROUND OF THE INVENTION

As DRAMs increase in memory cell density, there is a continuing challenge to maintain sufficiently high storage capacitance despite decreasing cell area. Additionally, there is a continuing goal to further decrease cell area. One principal way of increasing cell capacitance is through cell structure techniques. Such techniques include three-dimensional cell capacitors, such as trenched or stacked capacitors. Yet as feature size continues to become smaller and smaller, development of improved materials for cell dielectrics as well as the cell structure are important. The feature size of 256 Mb DRAMs will be on the order of 0.25 micron, and conventional dielectrics such as SiO2 and Si3N4 might not be suitable because of small dielectric constants.

Highly integrated memory devices, such as 256 Mbit DRAMs, are expected to require a very thin dielectric film for the 3-dimensional capacitor of cylindrically stacked or trench structures. To meet this requirement, the capacitor dielectric film thickness will be below 2.5 nm of SiO2 equivalent thickness. Chemical vapor deposited (CVD) Ta2O5 films are considered to be very promising cell dielectric layers for this purpose, as the dielectric constant of Ta2O5 is approximately three times that of conventional Si3N4 capacitor dielectric layers. However, one drawback associated with Ta2O5 dielectric layers is undesired leakage current characteristics. Accordingly, although Ta2O5 material has inherently higher dielectric properties, as-deposited Ta2O5 typically produces unacceptable results due to leakage current.

Densification of Ta2O5 as deposited has been reported to significantly improve the leakage characteristics of such layers to acceptable levels. Prior art densification of such layers includes exposing the Ta2O5 layer to extreme annealing and oxidizing conditions. The anneal drives any carbon present out of the layer and advantageously injects additional oxygen into the layer such that the layer uniformly approaches a stoichiometry of five oxygen atoms for every two tantalum atoms. The oxygen anneal is commonly conducted at a temperature of from about 400° C. to about 1000° C. utilizing an ambient comprising an oxygen containing gas. The oxygen containing gas commonly comprises one or more of O3, NO, N2O and O2. The oxygen containing gas is typically flowed through a reactor at a rate of from about 0.5 slm to about 10 slm.

The Ta2O5 layer is typically from about 40 angstroms to about 150 angstroms thick and can be either amorphous or crystalline. Ta2O5 is generally amorphous if formed below 600° C. and will be crystalline if formed, or later processed, at or above 600° C. Typically, a Ta2O5 layer is deposited as an amorphous layer and the above-described oxygen anneal is conducted at a temperature of 600° C. or greater to convert the amorphous Ta2O5 layer to a crystalline layer. Undesirably, however, such has a tendency to form an SiO2 layer intermediate or between the polysilicon and Ta2O5. Further and regardless, a thin SiO2 layer will also typically inherently form during the Ta2O5 deposition due to the presence of oxygen at the polysilicon layer interface. It would be desirable to remove or eliminate this SiO2 layer intermediate the Ta2O5 and polysilicon layers, yet allow for such desired densification.

One prior art technique reported includes exposing the polysilicon layer to rapid thermal nitridation prior to subsequent deposition of the Ta2O5 layer. Such are reported by Kamiyama et al., “Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation prior to Low Pressure Chemical Vapor Deposition”, J. Electrochem. Soc., Vol. 140, No. 6, June 1993 and Kamiyama et al., “Highly Reliable 2.5 nm Ta2O5 Capacitor Process Technology for 256 Mbit DRAMs”, 830-IEDM 91, pp. 32.2.1-322.4. Such rapid thermal nitridation includes exposing the subject polysilicon layer to temperatures of from 800° C. to 1100° C. for sixty seconds in an ammonia atmosphere at atmospheric pressure. The nitride layer acts as a barrier layer to oxidation during Ta2O5 deposition and subsequent high temperature densification processes to prevent oxidation of the underlying polysilicon electrode. These processes do however have several drawbacks, including the undesired high temperature cycling and formation of a fairly thick native SiO2 on the nitride in series with the Ta2O5, all of which adversely effects the realization of high capacitance promised by inherent Ta2O5 layers.

SUMMARY OF THE INVENTION

The invention comprises capacitors, methods of forming capacitors and DRAM circuitry. In one implementation, a capacitor comprises a capacitor dielectric layer comprising Ta2O5 formed over a first capacitor electrode. A second capacitor electrode is formed over the Ta2O5 capacitor dielectric layer. Preferably, at least a portion of the second capacitor electrode is formed over and in contact with the Ta2O5 in an oxygen containing environment at a temperature of at least about 175° C. Chemical vapor deposition is one example forming method. The preferred second capacitor electrode comprises a conductive metal oxide. A more preferred second capacitor electrode comprises a conductive silicon comprising layer, over a conductive titanium comprising layer, over a conductive metal oxide layer. A preferred first capacitor electrode comprises a conductively doped Si—Ge alloy. Preferably, a Si3N4 layer is formed over the first capacitor electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

FIG. 1 is a diagrammatic depiction of a capacitor stack in accordance with one aspect of the invention.

FIG. 2 is a diagrammatic depiction of another capacitor stack in accordance with one aspect of the invention.

FIG. 3 is a diagrammatic depiction of yet another capacitor stack in accordance with one aspect of the invention.

FIG. 4 is a diagrammatic depiction of still another capacitor stack in accordance with one aspect of the invention.

FIG. 5 is a view an alternate embodiment semiconductor wafer fragment in accordance with the invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).

FIG. 1 diagrammatically depicts a capacitor stack 10 which would be formed over a substrate. To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including but not limited to, the semiconductive substrates described above.

Capacitor 10 comprises a first capacitor electrode 12, a capacitor dielectric layer 14, and a second capacitor electrode 15. In the illustrated example, first capacitor electrode 12 comprises silicon material 16, such as elemental silicon in polycrystalline form which is suitably conductively doped with desired dopant impurities. Such can be formed, for example, by chemical vapor deposition using SiH4 as a precursor gas at a temperature of 535° C. and a pressure of 200 mTorr. Doping can occur during or after deposition. An example preferred thickness range for layer 12 is from 400 Angstroms to 1000 Angstroms. Electrode 12 could of course constitute some other conductive material. Further, electrode 12 could comprise a composite of conductive materials, such as by way of example only Ru or RuOx formed over conductively doped silicon.

Capacitor dielectric layer 14 is preferably formed over and in contact with electrode 12, and preferably comprises Ta2O5 material 18. Where electrode 12 comprises silicon, an intervening oxidation barrier layer (not shown) is ideally provided intermediate the Ta2O5 and silicon. Example conductive oxidation barrier layers include RuOx and Ru. Ta2O5 can be deposited by low pressure chemical vapor deposition utilizing Ta(C3H5)5, O2 and N2 as precursor gases. Example flow rates are 120 sccm; 2-5 slm; and 2-5 slm, respectively. An example temperature is 410° C., with an example pressure being from 200 to 400 mTorr. An example deposition thickness is from 60 to 90 Angstroms, with 70 Angstroms being preferred. The Ta2O5 layer is thereafter preferably subjected to a high temperature oxidation anneal by any one of the following processes, or other processes. In a first, rapid thermal processing is conducted over 40 seconds up to a temperature of 850° C. in a N2O ambient, with pressure being 660 Torr. Processing continues at 850° C. and 660 Torr for one minute. In a second process, furnace heating is conducted to 800° C. at a temperature increase rate of 7° C./min. in a N2O ambient, with pressure remaining at atmospheric and the wafer being maintained at 800° C. for 30 minutes. In a third, a higher pressure oxidation is conducted at 800° C. for 30 minutes in a N2O atmosphere at a pressure from 1 to 3 atmospheres, with the temperature being ramped to 800° C. at an approximate rate of 15° C./min.

Second capacitor electrode 15 is preferably formed over and in contact with Ta2O5 material 18 of capacitor dielectric layer 14. Such preferably is formed in an oxygen-containing environment at a temperature of at least about 175° C. Second capacitor electrode 14 preferably comprises a conductive metal oxide material 20 formed to a thickness of from about 400 Angstroms to about 1000 Angstroms. In the context of this document, a conductive metal oxide is any oxide having a resistance of less than or equal to about microohms.cm. Example materials include RuO2, IrO2, SnO2, In2O3:SnO2, VO3, CuO, Cu2O, and mixtures thereof. RuO2 and IrO2 are more preferred. An example process for forming such conductive metal oxide is by chemical vapor deposition. For RuOx, an example deposition process would be conducted at a pressure of 1 Torr and a temperature of 175° C., with precursor feeds of Ru(tricarbonyl cyclohexdienyl) at 300 sccm and O2 at 300 sccm.

Referring to FIG. 2, a second embodiment capacitor stack 10a is shown. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix “a” or with different numerals. Here, second capacitor electrode 15a comprises a conductive silicon comprising layer 23 formed over and in contact with a conductive titanium comprising layer 22 (i.e., Ti or TiN), formed over and in contact with conductive metal oxide layer 20a. Conductive metal oxide layer 20a is also formed over and preferably in contact with Ta2O5 material 18 of capacitor dielectric layer 14. Accordingly, second capacitor electrode 15a comprises both conductive silicon and a conductive metal oxide. A titanium comprising layer 22 is provided intermediate conductive metal oxide layer 20a and conductive silicon layer 23. The preferred material for titanium-comprising layer 22 is TiN formed by chemical vapor deposition using an organic precursor. An example process utilizes precursors of ((CH3)2N)4Ti at 150 sccm and N2 at 80 sccm at a temperature of 420° C. and a pressure of 0.7 Torr. Silicon layer 23 preferably comprises conductively doped elemental polycrystalline silicon, with thus both the first and second capacitor electrodes comprising silicon. An example thickness for TiN layer 22 is from 150 Angstroms to 300 Angstroms. An example thickness for silicon layer 23 is from 400 Angstroms to 1000 Angstroms.

Yet another alternate embodiment capacitor stack 10b is shown in FIG. 3. Like numerals from the first described embodiments are utilized where appropriate, with differences being indicated by the suffix “b” or with different numerals. Here, silicon material 16b of first capacitor electrode 12b is subjected to rapid thermal nitridation to form a silicon nitride layer 26 atop material 16b and in contact with Ta2O5 material 18. Thereby, the capacitor dielectric layer 14b essentially comprises a combination of the Ta2O5 and Si3N4. The nitridation is ideally conducted prior to formation of the Ta2O5, and functions as a diffusion restricting or barrier layer to formation of SiO2 during deposition of Ta2O5 material 18. Thickness of layer 26 is preferably from 30 Angstroms to 60 Angstroms. Exemplary rapid thermal nitridation conditions include exposing the substrate to a NH3 atmosphere at a flow rate of from about 10 to 20 sccm for 20 seconds at atmospheric pressure and 900-950° C. In the context of this document, rapid thermal nitridation is intended to define any process where a substrate is ramped to a temperature of at least 900° C. at a rate of 20° C./sec in a nitrogen containing environment.

Second capacitor electrode 15b is formed to provide silicon both as polycrystalline silicon and as a silicide. Specifically, a silicide layer 24 is formed over silicon layer 23b. Example techniques include a refractory metal deposition and conventional salicide process, or direct chemical vapor deposition of a silicide. Example precursor gases for chemical vapor depositing WSix include WF6 and WSH4. Au example preferred thickness for silicide layer 24 is from about 300 Angstroms to 600 Angstroms.

Still a further alternate embodiment capacitor stack 10c is described with reference to FIG. 4. Like numerals from the first described embodiments have been utilized where appropriate, with differences being indicated by the suffix “c” or with different numerals. Here, first capacitor electrode 12c comprises a conductively doped silicon-germanium alloy material 16c.

In each of the above described preferred embodiments where at least one of the first and second capacitor electrodes comprises titanium, no titanium-comprising material of either the first and second capacitor electrodes is formed in contact with the Ta2O5 material of the capacitor dielectric layer. Where the capacitor dielectric layer comprises Ta2O5, preferably such effectively gets heated in an oxygen rich atmosphere during top electrode deposition, which can minimize oxygen vacancy content in the Ta2O5. Where a conductive metal oxide is formed in contact with Ta2O5, reduction of the Ta2O5 can be avoided or at least reduced.

FIG. 5 depicts implementation of the invention in fabrication of DRAM circuitry. A wafer fragment 31 comprises two memory cells, with each comprising a capacitor 36 and a shared bit contact 46. Capacitors 36 electrically connect with substrate diffusion regions 34 through silicide regions 33. For simplicity, capacitors 36 are shown as comprising a first capacitor electrode 38, a capacitor dielectric layer 40, and a second capacitor electrode/cell plate 42. Such can be fabricated of materials described above, preferably to include silicon, barrier layers metal oxide, and a high K oxygen containing capacitor dielectric layers such as Ta2O5. Processing preferably occurs as described above. A dielectric layer 44 is formed over second capacitor plate 42. A bit 14 line 47 is fabricated in electrical connection with bit contact 46. Word lines 48 are fabricated to enable selective gating of the capacitors relative to bit contact 47.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

Claims

1. A capacitor comprising:

a first capacitor electrode comprising a conductively doped Si—Ge alloy formed in electrical connection with a substrate diffusion region;
a Si 3 N 4 layer over the first capacitor electrode;
a capacitor dielectric layer comprising Ta 2 O 5 over the Si 3 N 4 layer; and
a second capacitor electrode comprising a conductive metal oxide over the Ta 2 O 5 capacitor dielectric layer.

2. The capacitor of claim 1 wherein the Si 3 N 4 layer is less than or equal to about 50 Angstroms thick.

3. The capacitor of claim 1 wherein the Si 3 N 4 is formed in contact with the Si—Ge alloy.

4. The capacitor of claim 1 wherein the Ta 2 O 5 is formed in contact with the Si 3 N 4.

5. The capacitor of claim 1 wherein the Si 3 N 4 is formed in contact with the Si—Ge alloy, and the Ta 2 O 5 is formed in contact with the Si 3 N 4.

6. The capacitor of claim 1 wherein the second capacitor electrode comprises conductive silicon.

7. The capacitor of claim 1 wherein the second capacitor electrode comprises TiN.

8. The capacitor of claim 1 wherein the second capacitor electrode comprises elemental titanium.

9. The capacitor of claim 1 wherein the second capacitor electrode comprises a conductive silicide.

10. The capacitor of claim 1 wherein the second capacitor electrode comprises conductive silicon and titanium.

11. The capacitor of claim 1 wherein the second capacitor electrode comprises conductive silicon and a conductive silicide.

12. The capacitor of claim 1 wherein the second capacitor electrode comprises titanium and a conductive sulicide.

13. The capacitor of claim 1 wherein the second capacitor electrode comprises conductive silicon, a conductive silicide, and titanium.

14. The capacitor of claim 13 wherein the titanium comprises elemental titanium.

15. The capacitor of claim 13 wherein the titanium comprises titanium nitride.

16. A capacitor comprising:

a first capacitor electrode comprising a conductively doped Si—Ge alloy;
a Si 3 N 4 layer over the first capacitor electrode;
a capacitor dielectric layer comprising Ta 2 O 5 over the Si 3 N 4 layer; and
a second capacitor electrode comprising a conductive metal oxide and a conductive silicon over the Ta 2 O 5 capacitor dielectric layer.

17. The capacitor of claim 16 wherein the second capacitor electrode comprises titanium.

18. The capacitor of claim 16 wherein the second capacitor electrode comprises a conductive silicide.

19. A capacitor comprising:

a first capacitor electrode comprising a conductively doped Si—Ge alloy;
a Si 3 N 4 layer over the first capacitor electrode;
a capacitor dielectric layer comprising Ta 2 O 5 over the Si 3 N 4 layer; and
a second capacitor electrode comprising a conductive metal oxide and titanium over the Ta 2 O 5 capacitor dielectric layer.

20. The capacitor of claim 19 wherein the titanium comprises elemental titanium.

21. The capacitor of claim 19 wherein the titanium comprises titanium nitride.

22. The capacitor of claim 19 wherein the second capacitor electrode comprises a conductive silicide.

23. A capacitor comprising:

a first capacitor electrode comprising a conductively doped Si—Ge alloy;
a Si 3 N 4 layer over the first capacitor electrode;
a capacitor dielectric layer comprising Ta 2 O 5 over the Si 3 N 4 layer; and
a second capacitor electrode comprising a conductive metal oxide and a silicide over the Ta 2 O 5 capacitor dielectric layer.

24. A capacitor comprising:

a first capacitor electrode comprising a conductively doped Si—Ge alloy;
a Si 3 N 4 layer over the first capacitor electrode;
a capacitor dielectric layer comprising Ta 2 O 5 over the Si 3 N 4 layer; and
a second capacitor electrode comprising a conductive metal oxide, titanium, conductive silicon and a silicide over the Ta 2 O 5 capacitor dielectric layer.
Referenced Cited
U.S. Patent Documents
3886415 May 1975 Genthe
4333808 June 8, 1982 Bhattacharyya et al.
4464701 August 7, 1984 Roberts et al.
4891682 January 2, 1990 Yusa et al.
4952904 August 28, 1990 Johnson et al.
5053917 October 1, 1991 Miyasaka et al.
5079191 January 7, 1992 Shinriki et al.
5111355 May 5, 1992 Anand
5142438 August 25, 1992 Reinberg et al.
5191510 March 2, 1993 Huffman
5234556 August 10, 1993 Oishi et al.
5279985 January 18, 1994 Kamiyama
5293510 March 8, 1994 Takenaka
5316982 May 31, 1994 Taniguchi
5330935 July 19, 1994 Dobuzinsky et al.
5335138 August 2, 1994 Sandhu et al.
5348894 September 20, 1994 Gnade et al.
5352623 October 4, 1994 Kamiyama
5362632 November 8, 1994 Mathews
5372859 December 13, 1994 Thakoor
5397446 March 14, 1995 Ishihara et al.
5411912 May 2, 1995 Sakamoto
5438012 August 1, 1995 Kamiyama
5442213 August 15, 1995 Okudaira
5452178 September 19, 1995 Emesh et al.
5466629 November 14, 1995 Mihara et al.
5468687 November 21, 1995 Carl et al.
5471364 November 28, 1995 Summerfelt et al.
5504041 April 2, 1996 Summerfelt
5508221 April 16, 1996 Kamiyama
5508953 April 16, 1996 Fukuda et al.
5510651 April 23, 1996 Maniar et al.
5552337 September 3, 1996 Kwon et al.
5555486 September 10, 1996 Kingon et al.
5561307 October 1, 1996 Mihara et al.
5585300 December 17, 1996 Summerfelt
5617290 April 1, 1997 Kulwicki et al.
5641702 June 24, 1997 Imai et al.
5654222 August 5, 1997 Sandhu et al.
5661319 August 26, 1997 Fujii et al.
5663088 September 2, 1997 Sandhu et al.
5665210 September 9, 1997 Yamazaki
5668040 September 16, 1997 Byun
5688724 November 18, 1997 Yoon et al.
5728603 March 17, 1998 Emesh et al.
5780359 July 14, 1998 Brown et al.
5783253 July 21, 1998 Roh
5786248 July 28, 1998 Schuegraf
5790366 August 4, 1998 Desu et al.
5798903 August 25, 1998 Dhote et al.
5807774 September 15, 1998 Desu et al.
5814852 September 29, 1998 Sandhu et al.
5834345 November 10, 1998 Shimizu
5837591 November 17, 1998 Shimada et al.
5837593 November 17, 1998 Park et al.
5838035 November 17, 1998 Ramesh
5843830 December 1, 1998 Graettinger et al.
5844771 December 1, 1998 Graettinger et al.
5876188 March 2, 1999 Bronner et al.
5888295 March 30, 1999 Sandhu et al.
5899740 May 4, 1999 Kwon
5910218 June 8, 1999 Park et al.
5910880 June 8, 1999 DeBoer et al.
5916634 June 29, 1999 Fleming et al.
5930584 July 27, 1999 Sun et al.
5933316 August 3, 1999 Ramakrishnan et al.
5955758 September 21, 1999 Sandhu et al.
5970369 October 19, 1999 Hara et al.
5985714 November 16, 1999 Sandhu et al.
5990507 November 23, 1999 Mochizuki et al.
6010744 January 4, 2000 Buskirk et al.
6010931 January 4, 2000 Sun et al.
6015989 January 18, 2000 Horikawa et al.
6017789 January 25, 2000 Sandhu et al.
6027969 February 22, 2000 Huang et al.
6028360 February 22, 2000 Nakamura et al.
6037205 March 14, 2000 Huh et al.
6046469 April 4, 2000 Yamazaki et al.
6048764 April 11, 2000 Suzuki et al.
6051859 April 18, 2000 Hosotani et al.
6054730 April 25, 2000 Noguchi
6071771 June 6, 2000 Schuegraf
6090659 July 18, 2000 Laibowitz
6143597 November 7, 2000 Matsuda et al.
6146959 November 14, 2000 DeBoer et al.
6150208 November 21, 2000 Deboer et al.
6150706 November 21, 2000 Thakur et al.
6156638 December 5, 2000 Agarwal
6162744 December 19, 2000 Al-Shareef et al.
6165833 December 26, 2000 Parekh
6165834 December 26, 2000 Agarwal et al.
6168985 January 2, 2001 Asano et al.
6171925 January 9, 2001 Graettinger
6180481 January 30, 2001 DeBoer et al.
6191443 February 20, 2001 Al-Shareef et al.
6197653 March 6, 2001 Khamankar et al.
6198124 March 6, 2001 Sandhu et al.
6255186 July 3, 2001 Al-Shareef et al.
6275370 August 14, 2001 Gnade et al.
Foreign Patent Documents
1-222469 May 1989 JP
05-221644 August 1993 JP
405211288 August 1993 JP
405243524 September 1993 JP
405343641 December 1993 JP
06-021333 January 1994 JP
40601449 March 1994 JP
407161827-a June 1995 JP
407161827 June 1995 JP
Other references
  • U.S. application No. 09/059,057, Agarwal et al., filed Apr. 10, 1998.
  • U.S. application No. 09/083,257, Al-Shareef et al., filed May 21, 1998.
  • U.S. application No. 09/229,518, DeBoer et al., filed Jan. 13, 1999.
  • McIntyre, Paul C. et al., “Kinetics And Mechanisms of TiN Oxidation Beneath Pt/TiN Films”, J. Appl. Phys., vol. 82, No. 9, pp. 4577-4585 (Nov. 1997).
  • Onishi, Shigeo et al., “A Half-Micron Ferroelectric memory Cell Technology With Stacked Capacitor Structure”, I.E.E.E., IDEM 94-843, pp. 843-846 (1994).
  • Fazan, P.C., et al., “A High-C Capacitor (20.4fF/&mgr;m 2 ) with Ultrathin CVD-Ta 2 O 5 Films Deposited on Rugged Poly-Si for High Density DRAMs”, 1992 IEEE, pp. 263-266.
  • Lesaicherre, P-Y, et. al., “A Gbit-Scale DRAM Stacked Capacitor Technology with ECR MOCVD SrTiO 3 and RIE Patterned RuO 2 /TiN Storage Nodes”, 1994 IEEE, pp. 831-834.
  • Yamaguchi, H., et al., “Structural and Electrical Characterization of SrTiO 3 Thin Films Prepared by Metal Organic Chemical Vapor Deposition”, Jpn. J. Appl. Phys. vol. 32 (1993), Pt. 1, No. 9B, pp. 4069-4073.
  • Kamiyama, S., et. al., “Highly Reliable 2.5nm Ta 2 O 5 Capacitor Process Technology for 256Mbit DRAMs”, 1991 IEEE, pp. 827-830.
  • Kamiyama, S., et al., “Ultrathin Tantalum Oxide Capacitor Dielectric Layers Fabricated Using Rapid Thermal Nitridation prior to Low Pressure Chemical Vapor Deposition”, J. Electrochem. Soc., vol. 140, No. 6, Jun. 1993, pp. 1617-1625.
  • Eimori, T., et al., “A Newly Designed Planar Stacked Capacitor Cell with High dielectric Constant Film for 256Mbit DRAM”, 1993 IEEE, pp. 631-634.
  • Hiroshi Shinriki et al., “UV-0 3 and Dry-0 2: Two-Step Annealed Chemical Vapor-Deposited Ta 2 0 5 Films for Storage Dielectrics of 64-Mb DRAMs”, IEEE, vol. 38, No. 3, Mar. 1991.
  • S. Wolf and R.N. Tauber, Silicon Processing for the VLSI Era, vol. 2, Lattice Press, pp. 589-591.
  • M.A. Farooq, S.P. Murarka, C.C. Chang, F.A. Baiocchi, Tantalum nitride as a discussion barrier between Pd 2 Si, CoSi2 and aluminum, 1989 Aluminum Institute of Physics, pp. 3017-3022.
  • Anonymous Research Disclosure, 1989RD-0299041 titled “Double High Dielectric Capacitor”, Derewent-Week 198917 (Derwent World Patent Index).
Patent History
Patent number: 6400552
Type: Grant
Filed: Apr 30, 2001
Date of Patent: Jun 4, 2002
Assignee: Micron Technology, Inc. (Boise, ID)
Inventors: Husam N. Al-Shareef (Boise, ID), Scott Jeffrey DeBoer (Boise, ID), F. Daniel Gealy (Kuna, ID), Randhir P. S. Thakur (San Jose, CA)
Primary Examiner: Dean A. Reichard
Assistant Examiner: Nguyen T Ha
Attorney, Agent or Law Firm: Wells St. John P.S.
Application Number: 09/846,520