Semiconductor device package
Latest Semiconductor Components Industries, LLC Patents:
- Fabrication method for JFET with implant isolation
- Electronic device including a transistor and a shield electrode
- FABRICATION METHOD FOR JFET WITH IMPLANT ISOLATION
- HYBRID INDUCTOR CURRENT MONITORING FOR POWER SWITCH
- Electronic Device Including a Non-Volatile Memory Cell and a Process of Forming the Same
Description
FIG. 1 is a perspective view from the front left side and below the semiconductor device package showing our new design.
FIG. 2 is a top plan view thereof;
FIG. 3 is a bottom plan view thereof; and,
FIG. 4 is an elevational view from the front side thereof.
Claims
We claim the ornamental design for a semiconductor device package, as shown and described.
Referenced Cited
Patent History
Patent number: D504874
Type: Grant
Filed: Aug 11, 2004
Date of Patent: May 10, 2005
Assignee: Semiconductor Components Industries, LLC (Phoenix, AZ)
Inventors: Phillip Celaya (Gilbert, AZ), Darrell D. Truhitte (Phoenix, AZ), Michael J. Seddon (Gilbert, AZ)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Application Number: 29/211,046
Type: Grant
Filed: Aug 11, 2004
Date of Patent: May 10, 2005
Assignee: Semiconductor Components Industries, LLC (Phoenix, AZ)
Inventors: Phillip Celaya (Gilbert, AZ), Darrell D. Truhitte (Phoenix, AZ), Michael J. Seddon (Gilbert, AZ)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Application Number: 29/211,046
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)