Process tube for manufacturing semiconductor wafers
Latest Tokyo Electron Limited Patents:
- SUBSTRATE PROCESSING METHOD AND SUBSTRATE PROCESSING APPARATUS
- SYSTEM OF PROCESSING SUBSTRATE, TRANSFER METHOD, TRANSFER PROGRAM, AND HOLDER
- METHOD FOR SELF-ALIGNED VIA FORMATION IN A SEMICONDUCTOR DEVICE
- SURFACE RELIEF GRATING WITH METAL INSERT
- SUBSTRATE PROCESSING METHOD, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM
In the preferred embodiment, the entire body of the process tube is transparent such that the inside of the tube can be seen. Dash lines show the boundary of the claimed design.
The broken lines define portions of the process tube that form no part of the claimed design.
Claims
The ornamental design for a process tube for manufacturing semiconductor wafers, as shown and described.
| 5618349 | April 8, 1997 | Yuuki |
| D404368 | January 19, 1999 | Shimazu |
| D405062 | February 2, 1999 | Shimazu |
| D406113 | February 23, 1999 | Hanagata et al. |
| 5948300 | September 7, 1999 | Gero et al. |
| 6251189 | June 26, 2001 | Odake et al. |
| 6538237 | March 25, 2003 | Yang et al. |
| D520467 | May 9, 2006 | Ishii et al. |
| D521464 | May 23, 2006 | Ishii et al. |
| 20020014483 | February 7, 2002 | Suzuki et al. |
Type: Grant
Filed: Apr 11, 2007
Date of Patent: Feb 17, 2009
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Hisashi Inoue (Tokyo), Atsushi Endo (Tokyo)
Primary Examiner: Selina Sikder
Attorney: Smith, Gambrell & Russell, LLP
Application Number: 29/274,293