Arm for wafer transportation for manufacturing semiconductor
Latest Tokyo Electron Limited Patents:
- FORMATION OF LOW-TEMPERATURE AND HIGH-TEMPERATURE IN-SITU DOPED SOURCE AND DRAIN EPITAXY USING SELECTIVE HEATING FOR WRAP-AROUND CONTACT AND VERTICALLY STACKED DEVICE ARCHITECTURES
- SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD
- COMPUTER PROGRAM, INFORMATION PROCESSING APPARATUS, AND INFORMATION PROCESSING METHOD
- SEPARATION APPARATUS, SEPARATION SYSTEM, AND SEPARATION METHOD
- Processing method and processing system
Description
The broken lines shown in the drawings represent portions of the arm for wafer transportation for manufacturing semiconductor that form no part of the claimed design.
Claims
The ornamental design for arm for wafer transportation for manufacturing semiconductor, as shown and described.
Referenced Cited
U.S. Patent Documents
| 6167322 | December 26, 2000 | Holbrooks |
| 6190114 | February 20, 2001 | Ogawa et al. |
| 6216883 | April 17, 2001 | Kobayashi et al. |
| 6293749 | September 25, 2001 | Raaijmakers et al. |
| 6409453 | June 25, 2002 | Brodine et al. |
| 6991419 | January 31, 2006 | Kim |
| 7186297 | March 6, 2007 | Asano |
| D559805 | January 15, 2008 | Hosaka |
| 7334826 | February 26, 2008 | Woodruff et al. |
| D589474 | March 31, 2009 | Ogasawara et al. |
| D589912 | April 7, 2009 | Ogasawara et al. |
| 7578649 | August 25, 2009 | Caveney et al. |
| 7611182 | November 3, 2009 | Kim et al. |
| D614152 | April 20, 2010 | Lee et al. |
| D673923 | January 8, 2013 | Kajiwara |
| D674365 | January 15, 2013 | Kajiwara |
| D674366 | January 15, 2013 | Kajiwara |
| D674761 | January 22, 2013 | Iida et al. |
| 20010051088 | December 13, 2001 | Park et al. |
| 20040070914 | April 15, 2004 | Ferreres |
| 20070031222 | February 8, 2007 | Hosaka et al. |
Patent History
Patent number: D701498
Type: Grant
Filed: Mar 2, 2012
Date of Patent: Mar 25, 2014
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventors: Naruaki Iida (Koshi), Hideki Kajiwara (Koshi)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/414,723
Type: Grant
Filed: Mar 2, 2012
Date of Patent: Mar 25, 2014
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventors: Naruaki Iida (Koshi), Hideki Kajiwara (Koshi)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/414,723
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)