Semiconductor device
Latest ROHM CO., LTD. Patents:
Description
Claims
The ornamental design for a semiconductor device, as shown and described.
Referenced Cited
U.S. Patent Documents
Foreign Patent Documents
Other references
| D523403 | June 20, 2006 | Mizukoshi |
| D648290 | November 8, 2011 | Mori |
| D674760 | January 22, 2013 | Mochizuki |
| D717254 | November 11, 2014 | Jo |
| D729250 | May 12, 2015 | Han |
| D777124 | January 24, 2017 | Hasegawa |
| D783550 | April 11, 2017 | Hasegawa |
| D796978 | September 12, 2017 | Kawashima |
| D839220 | January 29, 2019 | Domon |
| D845921 | April 16, 2019 | Saito |
| D859334 | September 10, 2019 | Yokoyama |
| D864884 | October 29, 2019 | Yoneyama |
| 10510626 | December 17, 2019 | Braun |
| D873227 | January 21, 2020 | Yoneyama |
| 10546825 | January 28, 2020 | Hsu |
| 10553559 | February 4, 2020 | Besshi |
| 10557191 | February 11, 2020 | Nishida |
| 10600744 | March 24, 2020 | Chikamatsu |
| 10600789 | March 24, 2020 | Ha |
| 10605828 | March 31, 2020 | Kung |
| 10636703 | April 28, 2020 | Jeong |
| 10644115 | May 5, 2020 | Oshima |
| 10651050 | May 12, 2020 | Nakano |
| 10672878 | June 2, 2020 | Ohoka |
| 1162634 | January 2003 | JP |
| 1163101 | January 2003 | JP |
| 1563812 | November 2016 | JP |
- Office Action issued for Japanese Patent Application No. 2018-024474, dated Mar. 1, 2019, 3 pages including abridged English translation.
- “Integrated circuit device,” Toshiba Semiconductor Company, Japan, JPO Publicly Known Design No. HC2000747100, date of making available to the public: Jun. 11, 2008, 5 pages including English translation of bibliographic data.
Patent History
Patent number: D900759
Type: Grant
Filed: Apr 29, 2019
Date of Patent: Nov 3, 2020
Assignee: ROHM CO., LTD. (Kyoto)
Inventors: Ryota Majima (Kyoto), Koshun Saito (Kyoto)
Primary Examiner: Susan Bennett Hattan
Assistant Examiner: Suzanne E Tisdell
Application Number: 29/689,348
Type: Grant
Filed: Apr 29, 2019
Date of Patent: Nov 3, 2020
Assignee: ROHM CO., LTD. (Kyoto)
Inventors: Ryota Majima (Kyoto), Koshun Saito (Kyoto)
Primary Examiner: Susan Bennett Hattan
Assistant Examiner: Suzanne E Tisdell
Application Number: 29/689,348
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)