Voidless (e.g., Solid) Patents (Class 174/264)
-
Publication number: 20040108137Abstract: A printed circuit board (B) with a mechanical attachment of connector pins (42a and 42b) to opposite sides of the same plated through location (34) maintains electrical isolation between the board sides (14 and 16). A sequence of controlled depth drilling steps creates a hole (34) through the printed circuit board (B) with multiple diameters (20, 24, 30 and 40).Type: ApplicationFiled: July 21, 2003Publication date: June 10, 2004Applicant: LITTON SYSTEMS, INC.Inventors: Stephen J. VETTER, Thomas D. MURRY, Randolph A. LATALL, Sharon L. COOK, Eric W. MONTGOMERY
-
Patent number: 6742247Abstract: The present invention provides a number of techniques for laminating and interconnecting multiple high-layer-count (HLC) substrates to form a multilayer package or other circuit component. A solder bump may be formed on the conductive pad of at least one of two HLC substrates. The solder bump preferably is formed from an application of solder paste to the conductive pad(s). An adhesive film may be positioned between the surfaces of the HLC substrates having the conductive pads, where the adhesive film includes an aperture located substantially over the conductive pads such that the conductive pads and/or solder bumps confront each other through the aperture. The HLC substrates then may be pressed together to mechanically bond the two substrates via the adhesive. The solder bump(s) may be reflowed during or after the lamination to create a solder segment that provides an electrical connection between the two conductive pads through the aperture in the adhesive film.Type: GrantFiled: March 14, 2003Date of Patent: June 1, 2004Assignee: General Dynamics Advanced Information Systems, Inc.Inventors: Deepak K. Pai, Ronald R. Denny
-
Patent number: 6740819Abstract: Via holes are formed in an electrically conductive power plane. Photo-imageable dielectric (PID) material is applied to one side of the power plane filling the via holes. The power plane side with no PID material is exposed to light energy to cure the PID material in the via holes. A developer is used to remove any uncured PID material. Signal plane assemblies comprising a conductive signal plane and a dielectric layer are laminated onto the filled power plane forming a two signal and one power plane (2S1P) structure. In another embodiment, the power plane has PID material applied from both sides. A photo-mask is applied to the power plane and the PID material in the via holes is cured with light energy. A developer is used to remove uncured PID material. Signal plane assemblies, as described above, are laminated onto the filled power plane forming a 2S1P structure.Type: GrantFiled: April 23, 2003Date of Patent: May 25, 2004Assignee: International Business Machines CorporationInventors: Anilkumar C. Bhatt, Ashwinkumar C. Bhatt, Subahu D. Desai, John M. Lauffer, Voya R. Markovich, Thomas R. Miller
-
Patent number: 6737588Abstract: Against a first resin film formed on a first metal film are pressed bumps on a second metal film so that the bumps are embedded into the first resin film. Either one of the first metal film or the second metal film or both is (are) patterned while the bumps are in contact with the first metal film, and the first resin film is heat-treated while the top of the first resin film is partially exposed to discharge the solvent or moisture from the exposed zone, and cure the first resin film. After curing, the bumps and the first metal film may be ultrasonically bonded to each other. A second resin film and a third metal film may be further layered to form a multilayer structure.Type: GrantFiled: August 18, 2000Date of Patent: May 18, 2004Assignee: Sony Chemicals CorporationInventors: Hideyuki Kurita, Masanao Watanabe
-
Patent number: 6734375Abstract: A circuit board including a desired number of electrically insulating layers and wiring layers laminated alternately, and an inner via hole for securing an electrical connection between the wiring layers by compressing and hardening a conductive paste including a conductive particle and a resin. In the electrically insulating layer, a porous sheet is provided a resin sheet at least one surface, and the porous sheet is not impregnated with a resin at least at a central portion. A through hole penetrating the electrically insulating layer in the direction of the thickness of the electrically insulating layer is filled with a conductive paste including a conductive particle and a resin, and pores that are present inside the porous sheet are filled with laminated resin. The average hole diameter of the pores inside the porous sheet may be smaller than the average particle size of the conductive particle.Type: GrantFiled: September 18, 2001Date of Patent: May 11, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihiro Kawakita, Daizo Andoh, Fumio Echigo, Tadashi Nakamura
-
Publication number: 20040084210Abstract: A first signal routing layer may be formed on a first surface of a printed circuit board (PCB). An array of interconnections may formed on the first surface of the PCB, the array of interconnections comprising at least one padless via formed within the PCB, the at least one padless via extending from the first signal routing layer to at least one conductive plane and/or a second signal routing layer. The at least one padless via may be in electrical contact with the at least one conductive plane and/or a conductive trace on the second signal routing layer. A component may be attached to the PCB, with a solder interconnection between the at least one padless via and a contact pad on a bottom surface of the component. The component may be, for example, an electronic component such as a ball grid array (BGA) component or a leadless surface mount component.Type: ApplicationFiled: July 22, 2003Publication date: May 6, 2004Inventors: Terrance J. Dishongh, Carolyn R. McCormick
-
Patent number: 6730856Abstract: In the ceramic circuit board, within the through hole of the ceramic substrate is arranged the metal column which is 0 to 150 &mgr;m shorter relative to the thickness of the ceramic substrate; the metal circuit plates are attached to both surfaces of the ceramic substrate to stop up the through hole; and the metal column and the metal circuit plate are bonded together via the brazing material. For its manufacture, the metal column with brazing material is used that is made 40 to 140 &mgr;m longer relative to the thickness of the ceramic substrate by being formed of the metal column which is 0 to 150 &mgr;m shorter relative to the thickness of the ceramic substrate and has its both ends coated with the brazing material.Type: GrantFiled: August 20, 2002Date of Patent: May 4, 2004Assignee: Kyocera CorporationInventor: Ken Furukuwa
-
Patent number: 6727436Abstract: A shielded interconnect bus crossover useful in interconnecting MEM devices with control signal sources or the like and a method of fabricating such a shielded interconnect bus crossover are disclosed. In one embodiment, a shielded interconnect bus crossover (10) includes a plurality of base pads (44A-C) and a plurality of support columns (74) extending upward from the base pads (44A-C) through holes formed in an interconnect bus shield (78) overlying a plurality of interconnect bus lines (42). The support columns (74) support a two layer elevated crossing line (92/112) in a spaced relation above the interconnect bus shield (78). The two layer elevated crossing line (92/112) is oriented transverse to the direction of the interconnect bus lines (42) and is located within the perimeter of a two layer rectangular crossing line shield wall (96/116).Type: GrantFiled: March 15, 2002Date of Patent: April 27, 2004Assignee: MEMX, Inc.Inventors: Stephen Matthew Barnes, Murray Steven Rodgers
-
Patent number: 6726984Abstract: The present invention relates generally to a new ceramic structure and process thereof. Basically, the present invention relates to a structure and method for forming laminated structures and more particularly to a structure and method for fabricating multi-layer ceramic products using very thin green sheets and/or green sheets with very dense electrically conductive patterns on top of a stronger support sheet. The structure and method of the present invention enables the screening, stacking and handling of very thin green sheets and/or green sheets with very dense metallized patterns in the manufacture of multi-layer ceramic packages. The thin green sheets were tacked/bonded to thicker and stronger support sheets to form a sub-structure which had excellent stability in screening and enabled further processing. The sheets are anchored or pinned in such a way as to allow the processing of the green sheet with the subsequent easy removal of the support sheet.Type: GrantFiled: March 28, 2003Date of Patent: April 27, 2004Assignee: International Business Machines CorporationInventors: Govindarajan Natarajan, John U. Knickerbocker, Robert W. Pasco
-
Publication number: 20040074669Abstract: A circuit board comprises a board substrate including a substrate layer formed with a pad on an upper surface thereof, and a metal piece soldered on the pad. At least one through-hole including an internal wall formed with a conductive film is provided at a portion corresponding to the pad on the substrate layer. The through-hole is filled with a predetermined filler for closing at least an open mouth of the through-hole at the upper surface of the substrate layer. The pad is connected integrally with the conductive film on the internal wall of the through-hole.Type: ApplicationFiled: December 6, 2002Publication date: April 22, 2004Inventors: Mitsunori Nagashima, Tomoyoshi Hiei
-
Patent number: 6720500Abstract: A plug-in type electronic control unit is comprised of a wiring board, a plurality of electronic parts mounted on one surface of the wiring board by utilizing a wireless bonding process, and a plug member mounted on the other surface of the wiring board by utilizing a wireless bonding process. It is possible to suppress the planar extent of the unit by such a laminated structure, and to suppress the extent of the unit in a laminating direction by the employment of the wireless bonding process. Thus, it is possible to achieve a reduction in size of the plug-in type electronic control unit.Type: GrantFiled: March 17, 1998Date of Patent: April 13, 2004Assignee: Honda Giken Kogyo Kabushiki KaishaInventor: Masajiro Inoue
-
Publication number: 20040067347Abstract: A method for producing small pitch z-axis electrical interconnections in layers of dielectric materials which are applied to printed wiring boards and diverse electronic packages. A method for parallel fabrication of intermediate structures which are subsequently jointed to form a final structure. In addition there is provided a z-interconnected electrical structure, employing dielectric materials such as resin coated copper, employable in the manufacture of diverse type of electronic packages, including printed wiring boards (PWBs), substrates, multi-chip modules and the like.Type: ApplicationFiled: October 8, 2002Publication date: April 8, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brian E. Curcio, Frank D. Egitto, Robert M. Japp, Thomas R. Miller, Manh-Quan T. Nguyen, Douglas O. Powell
-
Patent number: 6717069Abstract: A surface-mounting substrate, for mounting thereon a part such as a semiconductor device, which comprises a core substrate, a plurality of layers of patterned wiring lines, which are separated from each other by an insulation layer interposed therebetween, vias piercing through the insulation layer to connect the wiring lines at the adjacent layers to each other, and a layer of connecting terminals to mount a part on the surface-mounting substrate, each of the connecting terminals connecting with the wiring line at the outermost layer of wiring lines, wherein the connecting terminal is filled in an outermost insulation layer provided at the surface of the surface-mounting substrate, and has a surface exposed at substantially the same level as the level of the surface of the outermost insulation layer. A structure comprising a surface-mounting substrate and a part mounted thereon, which comprises, as the substrate used, the surface-mounting substrate of the invention, is also disclosed.Type: GrantFiled: March 29, 2001Date of Patent: April 6, 2004Assignee: Shinko Electric Industries Co., Ltd.Inventor: Yoshihiro Yoneda
-
Patent number: 6717071Abstract: A coaxial via hole structure used in a carrier is disclosed. The coaxial via hole includes an outer cylinder-shaped conductor, an inner cylinder-shaped conductor and an intermediate fill. The outer cylinder-shaped conductor extends along a first direction. The inner cylinder-shaped conductor is disposed in the outer cylinder-shaped conductor and also extends along the first direction. The intermediate fill is between the outer cylinder-shaped conductor and the inner cylinder-shaped conductor and is made of insulating material or electrical-resistant material. The coaxial via hole structure can be applied as a capacitor or a resistor and has the function of signal shielding.Type: GrantFiled: March 16, 2001Date of Patent: April 6, 2004Assignee: Industrial Technology Research InstituteInventors: Huey-Ru Chang, Min-Lin Lee, Ted C. Ho
-
Patent number: 6713688Abstract: A protective agent 6 for protecting a wiring 1 is dispersed and placed in mottle-like on an interface between a via 3 and a wiring layer 2. Then, each dimension of interface regions 7 where the protective agent 6 does not exist is set to such a size that a plurality of conductive powders 4 constituting the via 3 can abutted on the wiring layer 2. Therefore, the plurality of conductive powders 4 and the wiring layer 2 are abutted each other in each interface region 7 where the protective agent 6 does not exist to electrically connect, thereby stabilizing the connection resistance for a prolonged period of time.Type: GrantFiled: November 8, 2001Date of Patent: March 30, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shinobu Kokufu, Takeshi Suzuki, Fumio Echigo, Daizo Andoh, Tatsuo Ogawa, Yoshihiro Kawakita, Satoru Tomekawa
-
Patent number: 6713686Abstract: A multi chip module substrate arranged with repair vias and repair lines extending between repair vias of the chip sites of the module by which repairs can be effected to overcome defects in the module circuits and a method for effecting the repairs of defects in the circuits of this module. A defect can occur in any one of a first signal via, a second signal via, and a circuit line extending between and intended to electrically connect the first signal via and the second signal via. After a defective circuit is identified, the signal vias of the circuit are isolated. Then, the first signal via of the defective circuit is electrically connected to that repair via of the chip site having the first signal via that is connected to that repair via of the chip site having the second signal via and the second signal via of the defective circuit is electrically connected to that repair via of the chip site having the second signal via that is connected to that repair via of the chip site having the first signal via.Type: GrantFiled: January 18, 2002Date of Patent: March 30, 2004Assignee: International Business Machines CorporationInventors: Wiren D. Becker, Dinesh Gupta, Sudipta K. Ray, Robert A. Rita, Herbert I. Stoller, Kathleen M. Wiley
-
Publication number: 20040058136Abstract: A circuit board ensuring electrical connections is provided. An insulated board material, having connecting means for connecting a layer to another layer, includes a reinforcing member. A thickness of the entire insulated board material is at least equal to or not more than 1.5 times of a thickness of the reinforcing member.Type: ApplicationFiled: July 29, 2003Publication date: March 25, 2004Inventors: Toshihiro Nishii, Yasuharu Fukui, Kiyohide Tatsumi, Yoshihiro Kawakita, Shinji Nakamura, Hideaki Komoda
-
Patent number: 6710258Abstract: A multi-layered circuitized substrate for high-frequency applications. Conductive via-holes extend between two non-adjacent conductive layers for transmitting high-frequency signals therebetween. For each via-hole, shielding rings connectable to a reference voltage are provided, each ring formed in a corresponding intermediate conductive layer between the two non-adjacent conductive layers. The rings define a shielding coaxial structure for the via-hole. Preferably, the intermediate conductive layers are spaced apart from the via-hole, and particularly from respective lands at the ends thereof, in order to reduce stray capacitance associated with the via-hole without losing the shielding effect provided by the rings.Type: GrantFiled: April 18, 2002Date of Patent: March 23, 2004Assignee: International Business Machines CorporationInventors: Stefano Oggioni, Roberto Ravanelli
-
Patent number: 6710433Abstract: One embodiment comprises a substrate having a top surface for receiving a semiconductor die. According to a disclosed embodiment, an inductor is patterned on the top surface of the substrate. The inductor is easily accessible by connecting its first and second terminals to, respectively, a substrate signal bond pad and a semiconductor die signal bond pad. In another disclosed embodiment, an inductor is fabricated within the substrate. The inductor comprises via metal segments connecting interconnect metal segments on the top and bottom surfaces of the substrate. The first and second terminals of the inductor are easily accessible through first and second substrate signal bond pads. One embodiment comprises at least one via in the substrate. The at least one via provides an electrical connection between a signal bond pad of the semiconductor die and a printed circuit board attached to the bottom surface of the substrate.Type: GrantFiled: August 14, 2001Date of Patent: March 23, 2004Assignee: Skyworks Solutions, Inc.Inventors: Mohamed Megahed, Hassan S. Hashemi
-
Patent number: 6706975Abstract: A paste for filling a throughhole, comprises: an epoxy resin; a curing agent; and a metal filler, wherein the metal filler is a powder comprising a base metal, and the curing agent is an imidazole compound represented by the following formula (1): wherein R1 represents a hydrogen atom, an alkyl group having 1 to 10 carbon atoms, a hydroxyalkyl group having 1 to 10 carbon atoms or an alkyloxy group having 1 to 10 carbon atoms.Type: GrantFiled: July 13, 2001Date of Patent: March 16, 2004Assignee: NGK Spark Plug Co., Ltd.Inventors: Hiroshi Sumi, Toshihumi Kojima
-
Patent number: 6703565Abstract: A printed wiring board includes at least one insulator sheet having through holes filled with conductive material and a conductive wiring pattern. The wiring pattern is embedded in the insulator sheet so that an upper surface of the wiring pattern and surrounding portions of the insulator sheet form a flat surface. The insulator sheet may be made from a glass-epoxy prepreg or of a polyester or polyimide sheet coated with an adhesive or glue. The wiring pattern can be transferred to the insulator sheet from a surface of a releasable supporting sheet.Type: GrantFiled: October 11, 2000Date of Patent: March 9, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masahide Tsukamoto, Masanaru Hasegawa, Hideo Hatanaka
-
Patent number: 6700071Abstract: A circuit board having stable connection resistance can be obtained . The multi-layer circuit board includes the steps of making through-holes in a incompressible substrate having films on either side thereof via a bonding layer; filling conductive paste into the through-holes; removing the films from the substrate; laminating metallic foils to either side of the substrate and heating same under pressures to harden the bonding layer, bonding the metallic foils to the substrate and electrically connecting the sides of the substrate to each other; and forming a circuit pattern by machining the metallic foils.Type: GrantFiled: August 14, 2001Date of Patent: March 2, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Toshiaki Takenaka, Toshihiro Nishii, Shigeru Yamane, Shinji Nakamura, Hideaki Komoda, Kunio Kishimoto
-
Patent number: 6698093Abstract: In order to improve the adhesion of a circuit to a circuit forming board, a separation film including a base film and a coating layer formed on the base film is joined to both the sides of the board. When a laser beam is applied to form a throughhole in the board, a unified portion of the board and the separation film is formed around the throughhole. An energy beam is applied to the whole or a part of the surface of a circuit formed at a circuit forming step to transfer a part of the separation film. Thus, a high density board where the circuit strongly adheres to the board can be realized in the manufacturing process of the circuit forming board.Type: GrantFiled: November 28, 2001Date of Patent: March 2, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Toshihiro Nishii
-
Patent number: 6686029Abstract: A circuit board includes an electrical insulator layer formed of a reinforcer sheet with density distribution in its in-plane direction, an electrical conductor filled in a plurality of inner via holes provided in the electrical insulator layer in its thickness direction, and a wiring layer connected to the electrical conductor. The inner via holes provided in a high-density portion of the reinforcer sheet are formed to have a smaller cross-section than the inner via holes provided in a low-density portion of the reinforcer sheet. In this manner, it is possible to provide a circuit board that can achieve a high-density wiring and an inner via connection resistance with less variation, when a base material including a reinforcer sheet with density distribution in its in-plane direction such as a glass-epoxy base material is used for an insulator layer.Type: GrantFiled: February 24, 2003Date of Patent: February 3, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takeshi Suzuki, Toshihiro Nishii, Satoru Tomekawa, Fumio Echigo
-
Patent number: 6680441Abstract: A printed wiring board having an embedded electric device is manufactured as follows. A first resin film having an opening or a sheet member having a recess is piled with a plurality of second resin films, on which a plurality of conductive layers are formed. The first and second resin films and the sheet member include thermoplastic resin. An electric device is inserted in the opening or the recess. Then, the piled body including the electric device is pressed and heated to integrate the piled body. When the piled body is pressed and heated, a plurality of electrodes of the electric device are electrically connected to the conductive layers while the first and second resin films and the sheet member plastically deformed to seal the electric device.Type: GrantFiled: June 12, 2002Date of Patent: January 20, 2004Assignee: Denso CorporationInventors: Koji Kondo, Tomohiro Yokochi, Toshihiro Miyake, Satoshi Takeuchi
-
Publication number: 20040003943Abstract: In the multilayer circuit board, cable patterns in a plurality of cable layers can be precisely formed, and the cable layer are formed with higher density, with higher reliability. The multilayer circuit board comprises: a plurality of cable layers, each of which includes electric conductive sections; a plurality of first insulating layers, each of which encloses the electric conductive sections in each cable layer and fills spaces between the electric conductive sections; and post vias electrically connecting the electric conductive sections in one cable layer to those in another cable layer. Height of the electric conductive sections in each cable layer are equal to that of the first insulating layer enclosing those electric conductive sections.Type: ApplicationFiled: July 7, 2003Publication date: January 8, 2004Applicant: FUJITSU LIMITEDInventor: Kenji IIda
-
Publication number: 20040000429Abstract: A method of producing a multilayered wiring board having at least two wiring layers (wiring patterns 17, 31), polyamide 22 (an interlayer insulation film) between the wiring layers, and an interlayer conducting post (a conductor post) 18 for conducting between the wiring pattern 17 and the wiring pattern 31, wherein the polyimide 22 is disposed around the interlayer conducting post 18 using a liquid drop discharge system.Type: ApplicationFiled: April 16, 2003Publication date: January 1, 2004Inventors: Masahiro Furusawa, Hirofumi Kurosawa, Takashi Hashimoto, Masaya Ishida
-
Patent number: 6668448Abstract: A method of constructing an electric apparatus, comprising the following steps. First, a set of dielectric layers is provided. Next, a set of conductive features and at least one fiducial marking are formed on a first one of the dielectric layers, in mutual reference to each other so that their relative positions are known to a first tolerance. Then, a set of pin holes is formed in each dielectric layer, each pin hole formed in relation to the fiducial marking for its dielectric layer and all of the sets of pin holes having a mutually identical placement. Finally the dielectric layers are arranged onto a pin fixture having a set of pins that match the mutually identical placement of the pin holes.Type: GrantFiled: July 19, 2001Date of Patent: December 30, 2003Assignee: MicroConnex Corp.Inventors: Benjamin B. Ross, Phillip L. Jordan, Jeffery A. Strole
-
Publication number: 20030234118Abstract: A flip-chip package substrate layout for reducing plan inductance. The flip-chip package substrate includes a plurality of sequentially stacked wiring layers, at least one insulation layer between two neighboring wiring layers so that the insulation layer and the wiring layers are alternately stacked on top of each other, and a plurality of conductive plugs individually penetrating the insulation layer for electrically connecting the wiring layers. The uppermost wiring layer has at least one power pad region, which has a plurality of power bump pads, while the bottommost wiring layer has a plurality of bonding pads. The position of the power pad region maybe interchanged with the neighboring ground pad region. In addition, two ends of the power pad region may also be extended toward the ground pad region. Hence, the power bump pads located at the two ends of the power pad region are respectively electrically connected to one of the bonding pads through the wiring layers and the conductive plugs.Type: ApplicationFiled: August 21, 2002Publication date: December 25, 2003Inventors: Chi-Hsing Hsu, Jimmy Hsu
-
Patent number: 6664485Abstract: The present invention provides a printed circuit board and a method for the production of a printed circuit board having fine-line circuitry and greater aspect ratio on a subcomposite with plated through holes. A method provides for additive plating on a subcomposite having filled plated through holes. Fine-line circuitry is achieved via electroless deposition onto a dielectric substrate after the through hole is plated and filled. Fine-line circuitry may be routed over landless, plated through holes thereby increasing the aspect ratio and the available surface area for additional components and wiring.Type: GrantFiled: February 7, 2001Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventors: Anilkumar C. Bhatt, Voya R. Markovich, Irving Memis, William E. Wilson
-
Patent number: 6657130Abstract: A multilayer ceramic semiconductor chip carrier is provided by a method of interconnecting ground, signal and power lines in a semiconductor chip carrier. The method involves forming a plurality of insulating layers with conductor lines comprising power and ground lines connected in parallel in a single plane formed in planes between the insulating layers. The parallel lines are directed in orthogonal directions in parallel between any two of the insulating layers with alternation successively between planes of X-directed lines and planes of Y-directed coplanar signal, power and ground lines. There are via connections formed between planes connecting a power line in one plane to another power line in another plane. Other via connections between planes connect a ground line in a first plane to another ground line in a second plane, and signal lines are formed in parallel between a ground line and a power line in a given plane.Type: GrantFiled: September 20, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: Peter D. Van Dyke, Daniel P. O'Connor
-
Patent number: 6653168Abstract: The present invention is provides an LSI package without employing steps for forming solder bumps on a bare chip and soldering to an interposer. In the present invention, a bare chip is mounted on the LSI package by forming wiring patterns which connect to bare chip I/O terminals in a build-up layer of a substrate. Furthermore, the wiring patterns are formed so as to connect outer I/O terminals on the substrate.Type: GrantFiled: February 10, 2003Date of Patent: November 25, 2003Assignee: NEC CorporationInventors: Hitoshi Hoshino, Tomiji Sato, Atsushi Taga
-
Patent number: 6651869Abstract: A method of wave soldering a circuit board while avoiding reflow of a solder joint on the topside of the board from heat conducted from the solder wave through at least one via in the board in heat conducting relation with the topside solder joint, comprises subjecting the circuit board to a solder wave and absorbing heat being conducted from the solder wave through the at least one via with an endothermic material in the via hole which undergoes a heat absorbing reaction. The heat absorbing reaction of the endothermic material is preferably a phase change, such as melting. The melted endothermic material is retained in the via hole during wave soldering by capillary forces and a cap on the lower end of the via hole. A disclosed method of making the circuit board includes locating the endothermic material in the via hole by inserting a preform of the endothermic material into the via hole or hot dispensing the endothermic material into the via hole.Type: GrantFiled: September 21, 2001Date of Patent: November 25, 2003Assignee: Intel CorporationInventors: Raiyomand F. Aspandiar, Tom E. Pearson, Christopher Combs
-
Method and structure of a reducing intra-level and inter-level capacitance of a semiconductor device
Publication number: 20030213617Abstract: An interconnect structure of a semiconductor device designed for reduced intralevel and interlevel capacitance, and includes a lower metal layer and an upper metal layer and an insulating layer interposed between metal layers. Each of the lower metal layer and upper metal layer include a plurality of conductive lines spaced apart and extending within a low-k dielectric material. A plurality of metal-filled vias interconnects the conductive lines of the lower metal layer to the conductive lines of the upper metal layer. The insulating layer comprises also comprises a low-k dielectric material disposed between the adjacent metal-filled vias. Openings, having been etched in the low-k dielectric material between the conductive lines of the upper and lower metal layers, and the metal-filled vias, an ultra-low k material is deposited within the openings. The integration of the ultra-low k and low-d dielectric materials reduces the overall capacitance of the structure to enhance performance.Type: ApplicationFiled: May 20, 2002Publication date: November 20, 2003Inventors: Subramanian Karthikeyan, Sailesh Mansinh Merchant -
Patent number: 6645607Abstract: A method of forming a core for and forming a composite wiring board. The core has an electrically conductive coating on at least one face of a dielectric substrate. At least one opening is formed through the substrate extending from one face to the other and through each conductive coating. An electrically conductive material is dispensed in each of the openings extending through the conducting coating. At least a portion of the surface of the conductive coating on one face is removed to allow a nub of the conductive material to extend above the substrate face and any remaining conductive material to thereby form a core that can be electrically joined face-to-face with a second core member or other circuitized structure.Type: GrantFiled: August 6, 2002Date of Patent: November 11, 2003Assignee: International Business Machines CorporationInventors: Brian E. Curcio, Donald S. Farquhar, Konstantinos I. Papathomas, Mark D. Poliks
-
Publication number: 20030205406Abstract: The present invention includes forming a thin, conformal, high-integrity dielectric coating between conductive layers in a via-in-via structure in an organic substrate using an electrocoating process to reduce loop inductance between the conductive layers. The dielectric coating is formed using a high dielectric constant material such as organic polymers and organic polymer mixtures. The present invention also includes forming a thin, dielectric coating between conductive layers on a substantially planar substrate material and an embedded capacitor to reduce loop inductance.Type: ApplicationFiled: April 21, 2003Publication date: November 6, 2003Applicant: Intel CorporationInventors: Paul H. Wermer, Brian Kaiser
-
Patent number: 6641898Abstract: A heated and pressed printed wiring board is made by filling via holes formed in layers of insulating film of the wiring board with an interlayer conducting material. The insulating film is stacked with conductor patterns, and each conductor pattern closes a via hole. The interlayer conducting material forms a solid conducting material in the via holes after a heating a pressing procedure. The solid conducting material includes two types of conducting materials. The first type of conducting material includes a metal, and the second type of conductive material includes an alloy formed by the metal and conductor metal of the conductor patterns. The conductor patterns are electrically connected reliably without relying on mere mechanical contact.Type: GrantFiled: December 21, 2001Date of Patent: November 4, 2003Assignee: Denso CorporationInventors: Yoshitaro Yazaki, Yoshihiko Shiraishi, Koji Kondo, Toshikazu Harada, Tomohiro Yokochi
-
Patent number: 6638607Abstract: A method of forming a member for joining to form a composite wiring board. The member includes a dielectric substrate. Adhesive tape is applied to at least one face of said substrate. At least one opening is formed through the substrate extending from one face to the other and through each adhesive tape. An electrically conductive material is dispensed in each of the openings and partially cured. The adhesive tape is removed to allow a nub of the conductive material to extend above the substrate face to form a wiring structure with other elements.Type: GrantFiled: October 30, 2002Date of Patent: October 28, 2003Assignee: International Business Machines CorporationInventors: Brian E. Curcio, Donald S. Farquhar, Lisa J. Jimarez, Keith P. Brodock
-
Publication number: 20030188890Abstract: Via holes are formed in an electrically conductive power plane. Photo-imageable dielectric (PID) material is applied to one side of the power plane filling the via holes. The power plane side with no PID material is exposed to light energy to cure the PID material in the via holes. A developer is used to remove any uncured PID material. Signal plane assemblies comprising a conductive signal plane and a dielectric layer are laminated onto the filled power plane forming a two signal and one power plane (2S1P) structure. In another embodiment, the power plane has PID material applied from both sides. A photo-mask is applied to the power plane and the PID material in the via holes is cured with light energy. A developer is used to remove uncured PID material. Signal plane assemblies, as described above, are laminated onto the filled power plane forming a 2S1P structure.Type: ApplicationFiled: April 23, 2003Publication date: October 9, 2003Applicant: IBM CorporationInventors: Anilkumar C. Bhatt, Ashwinkumar C. Bhatt, Subahu D. Desai, John M. Lauffer, Voya R. Markovich, Thomas R. Miller
-
Patent number: 6629367Abstract: A method for forming an electrically isolated via in a multilayer ceramic package and an electrical connection formed within the via are disclosed. The method includes punching a first via in a first layer, filling the first via with a cross-linkable paste, curing the paste to form an electrical insulator precursor and forming the via in the insulator precursor. The electrical connection formed includes an insulator made from a cross-linked paste supported by a substrate of a multilayer ceramic package and a conductive connection supported by the insulator.Type: GrantFiled: December 6, 2000Date of Patent: October 7, 2003Assignee: Motorola, Inc.Inventors: Jeremy W. Burdon, Ross A. Miesem, Chowdary Ramesh Koripella
-
Patent number: 6630630Abstract: A multilayer printed wiring board includes (a) an inner layer material that includes an insulating substrate, an inner conductive pattern formed of a metal foil and disposed on both sides of the insulating substrate, respectively, and an interstitial via hole, (b) an insulating resin disposed on both sides of the inner layer material, respectively, (c) an outer conductive pattern disposed on the surface of the insulating resin and (d) a surface via hole electrically connecting between the inner conductive pattern and the outer conductive pattern. The outer conductive pattern is formed of a metal foil with insulating resin comprising the insulating resin and a metal foil adhered to the insulating resin. An interstitial via hole has a conductive paste that is applied to a through hole. A surface via hole has a metal plating that is applied to a non-through hole. With this structure, the excellent ability to accommodate wiring is realized.Type: GrantFiled: November 27, 2001Date of Patent: October 7, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Maezawa, Masashi Tachibana, Kazuya Oishi
-
Patent number: 6630627Abstract: Each wiring layer of a multilayered wiring substrate includes signal wirings disposed in parallel with one another, and dummy wirings disposed at each side parallel to the signal wirings of the signal wiring group made by signal wiring, respectively. The dummy wirings have the same shape as the signal wirings, and are disposed in parallel to the signal wirings at the same intervals as that in the signal wirings. Through holes are formed in the respective clearances among the signal wirings. Dummy through holes having the same shape as the through holes are formed between the dummy wiring and signal wiring. A conductive layer is formed on the inner wall of the through holes. The multilayered wiring substrate is able to reduce or eliminate the delay time difference between signals that propagate along the signal wirings.Type: GrantFiled: September 18, 2000Date of Patent: October 7, 2003Inventor: Youichi Tobita
-
Publication number: 20030168256Abstract: A package module of an IC device comprises a substrate, at least one semiconductor device, and an interconnected layer. The substrate has a first surface and a second surface, wherein the substrate further contains a plurality of metal plugs, which penetrate the substrate and connect the first surface and the second surface. The semiconductor device is located on the first surface of the substrate, wherein the semiconductor device contains a plurality of metal pads, each of which is connected to one of the metal plugs. The interconnected layer is formed on the second surface of the substrate, wherein the interconnected layer is comprised of a plurality of metal circuits, a plurality of land pads, and a plurality of via pads, wherein each of the metal plugs is connected to one of the metal circuits.Type: ApplicationFiled: December 23, 2002Publication date: September 11, 2003Applicant: Via Technologies, Inc.Inventor: Ray Chien
-
Patent number: 6613413Abstract: Power and ground planes used in Printed Circuit Boards (PCBs) having porous, conductive materials allow liquids (e.g., water and/or other solvents) to pass through the power and ground planes, thus decreasing failures in PCBs (or PCBs used as laminate chip carriers) caused by cathodic/anodic filament growth and delamination of insulators. Porous conductive materials suitable for use in PCBs may be formed by using metal-coated organic cloths (such as polyester or liquid crystal polymers) or fabrics (such as those made from carbon/graphite or glass fibers), using metal wire mesh instead of metal sheets, using sintered metal, or making metal sheets porous by forming an array of holes in the metal sheets. Fabrics and mesh may be woven or random. If an array of holes is formed in a metal sheet, such an array may be formed with no additional processing steps than are performed using conventional PCB assembly methods.Type: GrantFiled: April 26, 1999Date of Patent: September 2, 2003Assignee: International Business Machines CorporationInventors: Robert M. Japp, Mark D. Poliks
-
Patent number: 6612025Abstract: A method for forming connections within a multi-layer electronic circuit board 10. The method includes forming an aperture within the circuit board and selectively coating the interior surface of the aperture with a polar solder mask material that is effective to bond with solder that is selectively inserted into the aperture, thereby retaining the solder within the aperture and improving the electrical connection provided by the solder.Type: GrantFiled: September 6, 2000Date of Patent: September 2, 2003Assignee: Visteon Global Tech., Inc.Inventors: Zhong-You (Joe) Shi, Lakhi N. Goenka, Andrew Z. Glevatsky
-
Patent number: 6613986Abstract: Mesh holes 35a and 59a of upper solid layers 35 and upper solid layers 59 are formed to overlie on one another, so that the insulating properties of interlayer resin insulating layers 50 are not lowered. Here, the diameter of each mesh hole is preferably 75 to 300 &mgr;m. The reason is as follows. If the diameter of the mesh hole is less than 75 &mgr;m, it is difficult to overlay the upper and lower mesh holes on one another. If the diameter exceeds 300 &mgr;m, the insulating properties of the interlayer resin insulating layers deteriorate. In addition, the distance between the mesh holes is preferably 100 to 2000 &mgr;m. The reason is as follows. If the distance is less than 100 &mgr;m, the solid layer cannot function. If the distance exceeds 2000 &mgr;m, the deterioration of the insulating properties of the interlayer resin insulating film occurs.Type: GrantFiled: May 17, 2001Date of Patent: September 2, 2003Assignee: Ibiden Co., Ltd.Inventors: Naohiro Hirose, Honjin En
-
Patent number: 6610934Abstract: A multi-chip module including semiconductor devices and a wiring substrate for mounting the semiconductor devices in which the wiring substrate comprises a glass substrate having holes formed by sand blasting and a wiring layer formed on the surface of the glass substrate and having wiring and an insulation layer.Type: GrantFiled: November 29, 2001Date of Patent: August 26, 2003Assignee: Hitachi, Ltd.Inventors: Yoshihide Yamaguchi, Takao Terabayashi, Hiroyuki Tenmei, Hiroshi Hozoji, Naoya Kanda
-
Publication number: 20030156396Abstract: An interposer to couple a microelectronic device package to a motherboard is formed from a PCB substrate. Multiple via holes are drilled through a copper-clad PCB substrate and then coated inside with copper. The copper surface coating is etched to form multiple traces. In one embodiment, the substrate is cut through each row of via holes and between each row of via holes to produce multiple individual beam-and-trace interposers. Two or more such interposers may be affixed together to form a beam-and-trace interposer array. Alternatively, the substrate is not cut into strips, and each via hole is filled completely with a conductive material to form an array of solid conductive columns through the substrate.Type: ApplicationFiled: February 21, 2002Publication date: August 21, 2003Inventors: Thomas E. Pearson, George L. Arrigotti, Raiyomand F. Aspandiar, Christopher D. Combs
-
Publication number: 20030155151Abstract: A flexible electronic, Radio Frequency Identification (RF ID) or display device and methods of making the same. The flexible electronic, Radio Frequency Identification (RF ID) or display device comprises a flexible substrate having a top surface and a bottom surface. The top surface comprises electrical components. The flexible substrate comprises openings cutting therethrough from the top surface to the bottom surface. A conductive layer is coupled to the flexible substrate wherein the openings expose at least a portion of the conductive layer. The openings are filled with conductive elements to make first electrical contacts to at least a portion of the conductive layer and second electrical contacts to the electrical components on the flexible substrate.Type: ApplicationFiled: April 23, 2002Publication date: August 21, 2003Inventors: Anno Hermanns, Randolph W. Eisenhardt, Glenn W. Gengel
-
Patent number: 6608757Abstract: Via holes are formed in an electrically conductive power plane. Photo-imageable dielectric (PID) material is applied to one side of the power plane filling the via holes. The power plane side with no PID material is exposed to light energy to cure the PID material in the via holes. A developer is used to remove any uncured PID material. Signal plane assemblies comprising a conductive signal plane and a dielectric layer are laminated onto the filled power plane forming a two signal and one power plane (2S1P) structure. In another embodiment, the power plane has PID material applied from both sides. A photo-mask is applied to the power plane and the PID material in the via holes is cured with light energy. A developer is used to remove uncured PID material. Signal plane assemblies, as described above, are laminated onto the filled power plane forming a 2S1P structure.Type: GrantFiled: March 18, 2002Date of Patent: August 19, 2003Assignee: International Business Machines CorporationInventors: Anilkumar C. Bhatt, Ashwinkumar C. Bhatt, Subahu D. Desai, John M. Lauffer, Voya R. Markovich, Thomas R. Miller