Light Responsive Structure Patents (Class 257/21)
-
Patent number: 9030189Abstract: Photo-field-effect transistor devices and associated methods are disclosed in which a photogate, consisting of a quantum dot sensitizing layer, transfers photoelectrons to a semiconductor channel across a charge-separating (type-II) heterointerface, producing a sustained primary and secondary flow of carriers between source and drain electrodes. The light-absorbing photogate thus modulates the flow of current along the channel, forming a photo-field effect transistor.Type: GrantFiled: August 28, 2012Date of Patent: May 12, 2015Inventor: Edward Hartley Sargent
-
Patent number: 9029833Abstract: Ultraviolet or Extreme Ultraviolet and/or visible detector apparatus and fabrication processes are presented, in which the detector includes a thin graphene electrode structure disposed over a semiconductor surface to provide establish a potential in the semiconductor material surface and to collect photogenerated carriers, with a first contact providing a top side or bottom side connection for the semiconductor structure and a second contact for connection to the graphene layer.Type: GrantFiled: August 28, 2014Date of Patent: May 12, 2015Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Francis J. Kub, Karl D. Hobart, Travis J. Anderson
-
Publication number: 20150123077Abstract: An optical device is provided including an active layer having two outer barriers and a coupled quantum well between the two outer barriers. The coupled quantum well includes a first quantum well layer, a second quantum well layer, a third quantum well layer, a first coupling barrier between the first quantum well layer and the second quantum well layer, and a second coupling barrier between the second quantum well layer and the third quantum well layer. A thickness of the first quantum well layer and a thickness of the third quantum well layer are each different from a thickness of the second quantum well layer. Also, an energy level of the first quantum well layer and an energy level of the third quantum well layer are each different from an energy level of the second quantum well layer.Type: ApplicationFiled: May 21, 2014Publication date: May 7, 2015Applicants: GWANGJU INSTITUTE OF SCIENCE AND TECHNOLOGY, SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-chul CHO, Yong-tak LEE, Chang-young PARK, Byung-hoon NA, Yong-hwa PARK, Gun-wu JU
-
Patent number: 9024296Abstract: Pixels in a focal plane array are defined by controlled variation of the Fermi energy at the surface of the detector array. Varying the chemical composition of the semiconductor at the detector surface produces a corresponding variation in the surface Fermi energy which produces a corresponding variation in the electric field and electrostatic potential in the bulk semiconductor below the surface. This defines pixels by having one Fermi energy at the surface of each pixel and a different Fermi energy at the surface between pixels. Fermi energy modulation can also be controlled by applying an electrostatic potential voltage V1 to the metal pad defining each pixel, and applying a different electrostatic potential voltage V2 to an interconnected metal grid covering the gaps between all the pixel metal pads. Methods obviate the need to etch deep trenches between pixels, resulting in a more manufacturable quasi-planar process without sacrificing performance.Type: GrantFiled: January 6, 2014Date of Patent: May 5, 2015Inventors: Mani Sundaram, Axel Reisinger
-
Patent number: 9024295Abstract: A 1D nanowire photodetector device includes a nanowire that is individually contacted by electrodes for applying a longitudinal electric field which drives the photocurrent. An intrinsic radial electric field to inhibits photo-carrier recombination, thus enhancing the photocurrent response. Circuits of 1D nanowire photodetectors include groups of photodetectors addressed by their individual 1D nanowire electrode contacts. Placement of 1D nanostructures is accomplished with registration onto a substrate. A substrate is patterned with a material, e.g., photoresist, and trenches are formed in the patterning material at predetermined locations for the placement of 1D nanostructures. The 1D nanostructures are aligned in a liquid suspension, and then transferred into the trenches from the liquid suspension. Removal of the patterning material places the 1D nanostructures in predetermined, registered positions on the substrate.Type: GrantFiled: March 11, 2013Date of Patent: May 5, 2015Assignee: The Regents of the University of CaliforniaInventors: Deli Wang, Cesare Soci, Yu-Hwa Lo, Arthur Zhang, David Aplin, Lingquan Wang, Shadi Dayeh, Xin Yu Bao
-
Publication number: 20150115222Abstract: A semiconductor device includes a semiconductor layer laminate in which a plurality of semiconductor layers are laminated, the semiconductor layer laminate including a light receiving layer, the light receiving layer being grown by a metal-organic vapor phase epitaxy method, the light receiving layer having a cutoff wavelength of more than or equal to 3 ?m and less than or equal to 8 ?m, the semiconductor device having a dark current density of less than or equal to 1×10?1 A/cm2 when a reverse bias voltage of 60 mV is applied at a temperature of ?140° C. Thereby, a semiconductor device which can receive light in a mid-infrared range and has a low dark current is provided.Type: ApplicationFiled: September 22, 2014Publication date: April 30, 2015Inventors: Takashi KYONO, Katsushi AKITA, Kaoru SHIBATA, Koji NISHIZUKA, Kei FUJII
-
Publication number: 20150115221Abstract: A light emitting diode (LED) with weakly-coupled dielectric buttes deposited along the surface is disclosed. The buttes improve light extraction from a distributed volume of incoherent sources in a high-index substrate, as well as from light backscattered by a rear metallic contact. A lattice arrangement for the buttes maximizes area coverage, subject to the constraint of weak evanescent wave coupling between them. The butte distribution may be fabricated by epitaxial deposition above a current spreading layer, followed by photolithographic patterning and etching.Type: ApplicationFiled: October 30, 2014Publication date: April 30, 2015Inventors: James R. Nagel, Mark S. Miller
-
Publication number: 20150108431Abstract: The present invention relates to a multilayer transition metal dichalcogenide device and a semiconductor device using the same, wherein the invention, preferably comprising three or more layers, is formed with a conventional single-layered transition metal chalcogenide, thereby enabling absorption of the light over a wide wavelength range from ultraviolet rays to near infrared rays. To this end, disclosed is a transition metal dichalcogenide formed to allow absorption of the light over a relatively wider wavelength range compared with a single-layered transition metal chalcogenide, and a transition metal dichalcogenide device having a semiconductor channel formed by a transition metal dichalcogenide.Type: ApplicationFiled: March 20, 2013Publication date: April 23, 2015Applicant: UNIVERSITY-INDUSTRY COOPERATION GROUP OF KYUNG HEE UNIVERSITYInventor: Sun Kook Kim
-
Patent number: 9012924Abstract: Provided is a spectrum detector capable of being miniaturized and which does not require complicated optical axis alignment. The spectrum detector of the present invention comprises: a substrate; a photodetector formed on the substrate and including a semiconductor having a plurality of convex portions; and a wavelength detection circuit for detecting a wavelength of light transmitted through the plurality of convex portions, from light incident on the photodetector. According to the present invention, a small-sized spectrum detector can be provided which can easily detect a peak wavelength distribution included in light of an unknown wavelength, without the use of optical equipment such as a grating or prism, thus dispensing with the need for the optical axis alignment of a complex optical system.Type: GrantFiled: August 17, 2009Date of Patent: April 21, 2015Assignees: Seoul Viosys Co., Ltd.Inventors: Shiro Sakai, Won Chul Seo, Dae Won Kim
-
Patent number: 9012933Abstract: A light-emitting diode includes a substrate, the substrate including an upper surface, a bottom surface opposite to the upper surface, and a side surface; a first type semiconductor layer on the upper surface, wherein the first type semiconductor layer includes a first portion and a second portion, and the second portion includes an edge surrounding the first portion; a light-emitting layer on the first portion; and a second type semiconductor layer on the light-emitting layer, wherein the second portion includes a first surface and a second surface, and a first distance is between the first surface and the upper surface, and a second distance is between the second surface and the upper surface and is smaller than the first distance; wherein the first surface is rougher than the second surface, and the second surface is located at the edge.Type: GrantFiled: April 8, 2013Date of Patent: April 21, 2015Assignee: Epistar CorporationInventors: Liang-Sheng Chi, Pei-Chia Chen, Chih-Hao Chen
-
Publication number: 20150097157Abstract: An infrared solid-state imaging device with unit detecting sections in a matrix form, wherein the unit detecting section includes: an infrared light guiding layer; a first reflecting layer on the infrared light guiding layer; an infrared light detecting section on the first reflecting layer, the infrared light detecting section including an infrared light absorbing layer and upper and lower contact layers; and first metal wiring connected to the upper contact layer, wherein a side wall of the unit detecting section is inclined at an angle smaller than 45° to a normal direction, to form a groove between the adjacent unit detecting sections, a first insulating layer is provided on the side wall of the unit detecting section and second metal wiring is provided on the first insulating layer, and a refractive index of the first reflecting layer is lower than that of the lower contact layer.Type: ApplicationFiled: September 16, 2014Publication date: April 9, 2015Applicant: Mitsubishi Electric CorporationInventor: Takahiro ONAKADO
-
Patent number: 9000414Abstract: An object of the present invention is to provide a light emitting diode having a heterogeneous material structure and a method of manufacturing thereof, in which efficiency of extracting light to outside is improved by forming depressions and prominences configured of heterogeneous materials different from each other before or in the middle of forming a semiconductor material on a substrate in order to improve the light extraction efficiency.Type: GrantFiled: November 16, 2012Date of Patent: April 7, 2015Assignee: Korea Photonics Technology InstituteInventors: Sang-Mook Kim, Jong-Hyeob Baek
-
Patent number: 8994005Abstract: Devices (e.g., optoelectronic devices such as solar cells and infrared or THz photodetectors) with a nanomaterial having vertically correlated quantum dots with built-in charge (VC Q-BIC) and methods of making such devices. The VC Q-BIC material has two or more quantum dot layers, where the layers have quantum dots (individual quantum dots or quantum dot clusters) in a semiconductor material, and adjacent quantum dot layers are separated by a spacer layer of doped semiconductor material. The VC-QBIC nanomaterial provides long photocarrier lifetime, which improves the responsivity and sensitivity of detectors or conversion efficiency in solar cells as compared to previous comparable devices.Type: GrantFiled: March 27, 2012Date of Patent: March 31, 2015Assignee: The Research Foundation for The State University of New YorkInventors: Vladimir Mitin, Andrei Sergeyev, Gottfried Strasser
-
Patent number: 8994004Abstract: Photodetectors and integrated circuits including photodetectors are disclosed. A photodetector in accordance with the present invention comprises a silicon-on-insulator (SOI) structure resident on a first substrate, the SOI structure comprising a passive waveguide, and a III-V structure bonded to the SOI structure, the III-V structure comprising a quantum well region, a hybrid waveguide, coupled to the quantum well region and the SOI structure adjacent to the passive waveguide, and a mesa, coupled to the quantum well region, wherein when light passes through the hybrid waveguide, the quantum well region detects the light and generates current based on the light detected.Type: GrantFiled: January 27, 2012Date of Patent: March 31, 2015Assignee: The Regent of the University of CaliforniaInventor: John E. Bowers
-
Patent number: 8981431Abstract: A semiconductor light emitting device including: a substrate made of GaAs; and a semiconductor layer formed on the substrate, in which part of the substrate on a side opposite to the semiconductor layer is removed by etching so that the semiconductor light emitting device has a thickness of not more than 60 ?m.Type: GrantFiled: February 3, 2014Date of Patent: March 17, 2015Assignee: Rohm Co., Ltd.Inventors: Tadahiro Hosomi, Kentaro Mineshita
-
Patent number: 8969851Abstract: The present invention provides an image pickup device used to capture an image of an object by receiving light in a near infrared region reflected from the object. The image pickup device includes semiconductor light-receiving elements each having a light-receiving layer with a band gap wavelength of 1.65 to 3.0 ?m.Type: GrantFiled: December 10, 2010Date of Patent: March 3, 2015Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hiroshi Inada, Yasuhiro Iguchi, Youichi Nagai, Hiroki Mori, Kouhei Miura
-
Patent number: 8969850Abstract: An electro-magnetic radiation detector is described. The electro-magnetic radiation detector includes a detector material and a voltage biasing element. The detector material includes a substantially regular array of nano-particles embedded in a matrix material. The voltage biasing element is configured to apply a bias voltage to the matrix material such that electrical current is directly generated based on a cooperative plasmon effect in the detector material when electro-magnetic radiation in a predetermined wavelength range is incident upon the detector material, where the dominant mechanism for decay in the cooperative plasmon effect is non-radiative.Type: GrantFiled: September 23, 2011Date of Patent: March 3, 2015Assignee: Rockwell Collins, Inc.Inventors: Robert G. Brown, James H. Stanley
-
Publication number: 20150053924Abstract: A SPAD-type photodiode has a semiconductor substrate with a light-receiving surface. A lattice formed of interlaced strips made of a first material covers the light receiving surface. The lattice includes lattice openings with lateral walls covered by a spacer made of a second material. Then first and second materials have different optical indices, and further each optical index is less than or equal to the substrate optical index. A pitch of the lattice is of the order of a magnitude of an operating wavelength of the photodiode. The first and second materials are transparent at that operating wavelength. The lattice is made of a conductive material electrically coupled to an electrical connection node (for example, a bias voltage node).Type: ApplicationFiled: August 21, 2014Publication date: February 26, 2015Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SA, Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Michel Marty, Laurent Frey, Sebastien Jouan, Salim Boutami
-
Publication number: 20150053922Abstract: A photodetector 1A comprises an optical element 10, having a structure including first regions and second regions periodically arranged with respect to the first regions along a plane perpendicular to a predetermined direction, for generating an electric field component in the predetermined direction when light is incident thereon along the predetermined direction; arid a semiconductor multilayer body 4 having a quantum cascade structure, arranged on the other side opposite from one side in the predetermined direction with respect to the optical element, for producing a current according to the electric field component in the predetermined direction generated by the optical element 10; while the quantum cascade structure includes an active region 4b having a first upper quantum level and a second upper quantum level lower than the first upper quantum level, and an injector region 4c for transporting an electron excited by the active region 4b.Type: ApplicationFiled: May 10, 2013Publication date: February 26, 2015Inventors: Kazutoshi Nakajima, Masamichi Yamanishi, Kazuue Fujita, Minoru Niigaki, Toru Hirohata, Hiroyuki Yamashita, Wataru Akahori
-
Publication number: 20150053923Abstract: A back side illumination photodiode includes a light-receiving back side surface of a semiconductor material substrate. An area of the light-receiving back side surface includes a recess. The recess is filled with a material having an optical index that is lower than an optical index of the semiconductor material substrate. Both the substrate and the filling material are transparent to an operating wavelength of the photodiode. The recess may be formed to have a ring shape.Type: ApplicationFiled: August 21, 2014Publication date: February 26, 2015Applicants: Commissariat A L'Energie Atomique et aux Energies Alternatives, STMICROELECTRONICS SAInventors: Laurent Frey, Michel Marty
-
Patent number: 8963120Abstract: An optoelectronic semiconductor component includes a semiconductor layer sequence having at least one active layer, and a photonic crystal that couples radiation having a peak wavelength out of or into the semiconductor layer sequence, wherein the photonic crystal is at a distance from the active layer and formed by superimposition of at least two lattices having mutually different reciprocal lattice constants normalized to the peak wavelength.Type: GrantFiled: November 2, 2010Date of Patent: February 24, 2015Assignees: OSRAM Opto Semiconductors GmbH, The University Court of the University of St. AndrewsInventors: Krister Bergenek, Christopher Wiesmann, Thomas F. Krauss
-
Patent number: 8963274Abstract: A low noise infrared photo detector with a vertically integrated field effect transistor (FET) structure is formed without thermal diffusion. The FET structure includes a high sensitivity photo detector layer, a charge well layer, a transfer well layer, a charge transfer gate, and a drain electrode. In an embodiment, the photo detector layer and charge well are InGaAs and the other layers are InP layers.Type: GrantFiled: March 15, 2013Date of Patent: February 24, 2015Assignee: Sensors Unlimited, Inc.Inventor: Peter Dixon
-
Publication number: 20150041761Abstract: A method for forming a backside illuminated photo-sensitive device includes forming a gradated sacrificial buffer layer onto a sacrificial substrate, forming a uniform layer onto the gradated sacrificial buffer layer, forming a second gradated buffer layer onto the uniform layer, forming a silicon layer onto the second gradated buffer layer, bonding a device layer to the silicon layer, and removing the gradated sacrificial buffer layer and the sacrificial substrate.Type: ApplicationFiled: August 9, 2013Publication date: February 12, 2015Applicant: Taiwan Semiconductor Manufacturing Company, Ltd .Inventors: Yu-Hung Cheng, Yen-Chang Chu, Cheng-Ta Wu, Yeur-Luen Tu, Chia-Shiung Tsai, Xiaomeng Chen
-
Patent number: 8952354Abstract: A multi junction photovoltaic cell for converting light into electrical energy, comprising a substrate (3) having a surface (31), wherein a region (4) at the surface (31) of the substrate (3) is doped such that a first p-n junction is formed in the substrate (3). The photovoltaic cell has a nanowire (2) that is arranged on the surface (31) of the substrate (3) at a position where the doped region (4) is located in the substrate (3), such that a second p-n junction is formed at the nanowire (2) and in series connection with the first p-n junction.Type: GrantFiled: April 13, 2010Date of Patent: February 10, 2015Assignee: Sol Voltaics ABInventor: Jerry M. Olson
-
Patent number: 8946678Abstract: Room temperature IR and UV photodetectors are provided by electrochemical self-assembly of nanowires. The detectivity of such IR detectors is up to ten times better than the state of the art. Broad peaks are observed in the room temperature absorption spectra of 10-nm diameter nanowires of CdSe and ZnS at photon energies close to the bandgap energy, indicating that the detectors are frequency selective and preferably detect light of specific frequencies. Provided is a photodetector comprising: an aluminum substrate; a layer of insulator disposed on the aluminum substrate and comprising an array of columnar pores; a plurality of semiconductor nanowires disposed within the pores and standing vertically relative to the aluminum substrate; a layer of nickel disposed in operable communication with one or more of the semiconductor nanowires; and wire leads in operable communication with the aluminum substrate and the layer of nickel for connection with an electrical circuit.Type: GrantFiled: March 14, 2013Date of Patent: February 3, 2015Assignee: Virginia Commonwealth UniversityInventors: Supriyo Bandyopadhyay, Saumil Bandyopadhyay, Pratik Agnihotri
-
Publication number: 20150028287Abstract: A device for guiding and absorbing electromagnetic radiation, the device including: absorbing means for absorbing the electromagnetic radiation; and a coupled to the absorbing means for guiding the electromagnetic radiation to the absorbing means, wherein the waveguide and the absorbing means are formed from a structure including a first cladding layer, a second cladding layer over the first cladding layer, and a quantum-well layer between the first and second cladding layers, the quantum-well layer being formed of a material having a different composition to the first and second cladding layers, wherein the thickness and the composition of the quantum-well layer is optimised to provide an acceptable level of absorption of electromagnetic radiation in the waveguide while providing an appropriate band gap for absorption of the electromagnetic radiation in the absorbing means.Type: ApplicationFiled: October 9, 2012Publication date: January 29, 2015Inventors: Stephen Sweeney, Yaping Zhang
-
Publication number: 20150028286Abstract: A bulk manufacturing method for growing silicon-germanium stained-layer superlattice (SLS) using an ultra-high vacuum-chemical vapor deposition (UHV-CVD) system and a detector using it is disclosed. The growth method overcomes the stress caused by silicon and germanium lattice mismatch, and leads to uniform, defect-free layer-by-layer growth. Flushing hydrogen between the layer growths creates abrupt junctions between superlattice structure (SLS) layers. Steps include flowing a mixture of phosphine and germane gases over a germanium seed layer. This in-situ doped germanium growth step produces an n-doped germanium layer. Some of the phosphorus diffuses into the underlying germanium and reduces the stress in the underlying germanium that is initially created by the lattice mismatch between germanium and silicon. Phosphine can be replaced by diborane if a p-doped layer is desired. The reduction of stress results in a smooth bulk germanium growth.Type: ApplicationFiled: July 16, 2014Publication date: January 29, 2015Inventors: Vu Anh Vu, Sandra L. Hyland, Robert L. Kamocsai, Daniel J. O'Donnell, Andrew T. Pomerene
-
Patent number: 8937298Abstract: A semiconductor integrated circuit has one or more integral nitride-type sensors. In one embodiment, an integral nitride-type sensor and a coplanar supplemental circuit are formed from a common silicon substrate base. In another embodiment, an integral nitride-type sensor and a supplemental circuit are integrated in a vertical orientation.Type: GrantFiled: March 13, 2013Date of Patent: January 20, 2015Assignee: RoseStreet Labs, LLCInventor: Robert Forcier
-
Patent number: 8933434Abstract: A vertical stack including a p-doped GaN portion, a multi-quantum-well, and an n-doped GaN portion is formed on an insulator substrate. The p-doped GaN portion may be formed above, or below, the multi-quantum-well. A dielectric material liner is formed around the vertical stack, and is patterned to physically expose a top surface of the p-doped GaN portion. A selective low temperature epitaxy process is employed to deposit a semiconductor material including at least one elemental semiconductor material on the physically exposed surfaces of the p-doped GaN portion, thereby forming an elemental semiconductor material portion. Metallization is performed on a portion of the elemental semiconductor material portions to form an electrical contact structure that provides effective electrical contact to the p-doped GaN portion through the elemental semiconductor material portion.Type: GrantFiled: May 20, 2013Date of Patent: January 13, 2015Assignee: International Business Machines CompanyInventors: Anirban Basu, Bahman Hekmatshoartabari, Davood Shahrjerdi
-
Patent number: 8927964Abstract: Apparatus and methods are provided. A first apparatus includes: a semiconductor film; and at least one semiconductor nanostructure, including a heterojunction, configured to modulate the conductivity of the semiconductor film by causing photo-generated carriers to transfer into the semiconductor film from the at least one semiconductor nanostructure. A second apparatus includes: a semimetal film; and at least one semiconductor nanostructure, including a heterojunction, configured to generate carrier pairs in the semimetal film via resonant energy transfer, and configured to generate an external electric field for separating the generated carrier pairs in the semimetal film.Type: GrantFiled: November 20, 2012Date of Patent: January 6, 2015Assignee: Nokia CorporationInventors: Alan Colli, Tim J. Echtermeyer, Anna Eiden, Andrea C. Ferrari
-
Patent number: 8927965Abstract: A light-receiving element includes a III-V group compound semiconductor substrate, a light-receiving layer having a type II multi-quantum well structure disposed on the substrate, and a type I wavelength region reduction means for reducing light in a wavelength region of type I absorption in the type II multi-quantum well structure disposed on a light incident surface or between the light incident surface and the light-receiving layer.Type: GrantFiled: March 14, 2013Date of Patent: January 6, 2015Assignee: Sumitomo Electric Industries, Ltd.Inventors: Yasuhiro Iguchi, Hiroshi Inada
-
Publication number: 20150001410Abstract: Described herein is device configured to be a solar-blind UV detector comprising a substrate; a plurality of pixels; a plurality of nanowires in each of the plurality of pixel, wherein the plurality of nanowires extend essentially perpendicularly from the substrate.Type: ApplicationFiled: September 16, 2014Publication date: January 1, 2015Inventors: Young-June Yu, Munib Wober
-
Publication number: 20150001466Abstract: An object of the present invention is to provide a group III-V compound semiconductor photo detector comprising an absorption layer having a group III-V compound semiconductor layer containing Sb as a group V constituent element, and an n-type InP window layer, resulting in reduced dark current. The InP layer 23 grown on the absorption layer 23 contains antimony as impurity, due to the memory effect with antimony which is supplied during the growth of a GaAsSb layer of the absorption layer 21. In the group III-V compound semiconductor photo detector 11, the InP layer 23 contains antimony as impurity and is doped with silicon as n-type dopant. Although antimony impurities in the InP layer 23 generate holes, the silicon contained in the InP layer 23 compensates for the generated carriers. As a result, the second portion 23d of the InP layer 23 has sufficient n-type conductivity.Type: ApplicationFiled: September 18, 2014Publication date: January 1, 2015Inventors: Katsushi Akita, Takashi Ishizuka, Kei Fujii, Youichi Nagai
-
Patent number: 8921829Abstract: The present invention provides a light receiving element array etc., having a high light-reception sensitivity in the near-infrared region, an optical sensor device, and a method for producing the light receiving element array. A light receiving element array 55 includes an n-type buffer layer 2 disposed on an InP substrate 1, an absorption layer 3 having a type-II MQW, a contact layer 5 disposed on the absorption layer, and a p-type region extending to the n-type buffer layer 2 through the absorption layer 3, wherein the p-type region formed by selective diffusion is separated from the p-type region of an adjacent light receiving element by a region that is not subjected to selective diffusion, and, in the n-type buffer layer, a p-n junction 15 is formed on a crossed face of a p-type carrier concentration of the p-type region and an n-type carrier concentration of the buffer layer.Type: GrantFiled: March 10, 2011Date of Patent: December 30, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Yasuhiro Iguchi, Hiroshi Inada, Youichi Nagai, Hideaki Nakahata, Katsushi Akita, Takashi Ishizuka, Kei Fujii
-
Publication number: 20140374701Abstract: Embodiments of strain-balanced superlattice infrared detector devices and their fabrication are disclosed. In one embodiment, an infrared detector device includes a first contact layer, and absorber superlattice region, a wider gap unipolar barrier region, and a second contact layer. The absorber superlattice region has a period defined by a first InAs layer, strain-balancing structure, a second InAs layer, and an InAsSb layer. The strain-balancing structure comprises an arbitrary alloy layer sequence containing at least one constituent element of aluminum or phosphor, e.g., InGaAs, AlInAs InAsP. In another embodiment, the absorber superlattice region has a period defined by a first InAs layer, first strain-balancing structure, a second InAs layer, a first GaSb layer, a second strain-balancing structure, and a second GaSb layer. The first strain-balancing structure includes at least one constituent element of aluminum or phosphor, e.g., InGaAs, AlInAs InAsP.Type: ApplicationFiled: June 24, 2014Publication date: December 25, 2014Applicant: L-3 Communications Cincinnati Electronics CorporationInventor: Yajun Wei
-
Publication number: 20140361249Abstract: A quantum dot infrared photodetector (QDIP) that can enhance the photocurrent to a greater level than the dark current and/or can be operated at high temperatures is disclosed. The quantum dot infrared photodetector comprises at least one quantum well stack and a plurality of quantum dot layers. The quantum well stack is disposed between the pluralities of quantum dot layers. The quantum well stack comprises two spacer layers and a carrier supplying layer. The carrier supplying layer is disposed between the spacer layers. When the quantum dot infrared photodetector is applied with two bias voltages respectively, the carrier supplying layer supplies carriers to the to quantum dot layers.Type: ApplicationFiled: June 11, 2013Publication date: December 11, 2014Inventors: Si-Chen Lee, Jheng-Han Lee, Zong-Ming Wu
-
Patent number: 8906779Abstract: A solar-powered autonomous CMOS circuit structure is fabricated with monolithically integrated photovoltaic solar cells. The structure includes a device layer including an integrated circuit and a solar cell layer. Solar cell structures in the solar cell layer can be series connected during metallization of the device layer or subsequently. The device layer and the solar cell layer are formed using a silicon-on-insulator substrate. Subsequent spalling of the silicon-on-insulator substrate through the handle substrate thereof facilitates production of a relatively thin solar cell layer that can be subjected to a selective etching process to isolate the solar cell structures.Type: GrantFiled: December 17, 2012Date of Patent: December 9, 2014Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Bahman Hekmatshoartabari, Devendra K. Sadana, Ghavam G. Shahidi, Davood Shahrjerdi
-
Publication number: 20140353585Abstract: Frontside-illuminated barrier infrared photodetector devices and methods of fabrication are disclosed. In one embodiment, a frontside-illuminated barrier infrared photodetector includes a transparent carrier substrate, and a plurality of pixels. Each pixel of the plurality of pixels includes an absorber layer, a barrier layer on the absorber layer, a collector layer on the barrier layer, and a backside electrical contact coupled to the absorber layer. Each pixel has a frontside and a backside. The absorber layer and the barrier layer are non-continuous across the plurality of pixels, and the barrier layer of each pixel is closer to a scene than the absorber layer of each pixel. A plurality of frontside common electrical contacts is coupled to the frontside of the plurality of pixels, wherein the frontside of the plurality of pixels and the plurality of frontside common electrical contacts are bonded to the transparent carrier substrate.Type: ApplicationFiled: August 20, 2014Publication date: December 4, 2014Inventors: Robert A. Jones, David P. Forrai, Richard L. Rawe, JR.
-
Publication number: 20140353584Abstract: A method for producing an epitaxial wafer includes a step of growing an epitaxial layer structure on a III-V semiconductor substrate, the epitaxial layer structure including a III-V semiconductor multiple-quantum well and a III-V semiconductor surface layer, wherein the step of growing the epitaxial layer structure on the substrate is performed such that a lattice mismatch ?? of the multiple-quantum well with respect to the substrate satisfies a range of ?0.13%???<0% or 0%<???+0.13%, the range having a center displaced from zero, and an X-ray rocking curve in a zero-order diffraction peak derived from the multiple-quantum well has a full width at half maximum (FWHM) of 30 seconds or less.Type: ApplicationFiled: May 22, 2014Publication date: December 4, 2014Applicant: Sumitomo Electric Industries, Ltd.Inventors: Kei FUJII, Kaoru SHIBATA, Katsushi AKITA
-
Patent number: 8901412Abstract: The disclosure relates to multiple quantum well (MQW) structures for intrinsic regions of monolithic photovoltaic junctions within solar cells which are substantially lattice matched to GaAs or Ge. The disclosed MQW structures incorporate quantum wells formed of quaternary InGaAsP, between barriers of InGaP.Type: GrantFiled: September 28, 2009Date of Patent: December 2, 2014Assignee: JDS Uniphase CorporationInventor: John Roberts
-
Publication number: 20140332755Abstract: Diode barrier infrared detector devices and superlattice barrier structures are disclosed. In one embodiment, a diode barrier infrared detector device includes a first contact layer, an absorber layer adjacent to the first contact layer, and a barrier layer adjacent to the absorber layer, and a second contact layer adjacent to the barrier layer. The barrier layer includes a diode structure formed by a p-n junction formed within the barrier layer. The barrier layer may be such that there is substantially no barrier to minority carrier holes. In another embodiment, a diode barrier infrared detector device includes a first contact layer, an absorber layer adjacent to the first contact layer, a barrier layer adjacent to the absorber layer, and a diode structure adjacent to the barrier layer. The diode structure includes a second contact layer.Type: ApplicationFiled: May 7, 2014Publication date: November 13, 2014Applicant: L-3 Communications Cincinnati Electronics CorporationInventor: Yajun Wei
-
Patent number: 8884271Abstract: The present invention relates to a photodetector for detecting an infrared-light emission having a given wavelength (?) comprising a multilayer with: a layer (11) of a partially absorbent semiconductor; a spacer layer (12) made of a material that is transparent to said wavelength; and a structured metallic mirror (13), the distance (g) between the top of said mirror and said spacer layer being smaller than ? and said mirror comprising a network of holes defining an array of metallic reliefs with a pitch P of between 0.5 ?/nSC and 1.5 ?/nSC, where nSC is the real part of the refractive index of the semiconductor, a relief width L of between 9P/10 and P/2 and a hole depth h of between ?/100 and ?/15.Type: GrantFiled: December 16, 2011Date of Patent: November 11, 2014Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Roch Espiau De Lamaestre, Christophe Largeron
-
Patent number: 8878250Abstract: Electronic device is provided, including: a base wafer whose surface is made of silicon crystal; a Group 3-5 compound semiconductor crystal formed directly or indirectly on partial region of the silicon crystal; an electronic element including a portion of the Group 3-5 compound semiconductor crystal as active layer; an insulating film formed directly or indirectly on the base wafer and covering the electronic element; an electrode formed directly or indirectly on the insulating film; a first coupling wiring extending through the insulating film, having at least a portion thereof formed directly or indirectly on the insulating film, and electrically coupling the electronic element with the electrode; a passive element formed directly or indirectly on the insulating film; a second coupling wiring extending through the insulating film, having at least a portion thereof formed directly or indirectly on the insulating film, and electrically coupling the electronic element with the passive element.Type: GrantFiled: August 24, 2012Date of Patent: November 4, 2014Assignee: Sumitomo Chemical Company, LimitedInventors: Masahiko Hata, Sadanori Yamanaka, Tomoyuki Takada, Kazuhiko Honjo
-
Publication number: 20140319463Abstract: An epitaxial wafer of the present invention includes a substrate composed of a III-V compound semiconductor, a multiple quantum well structure composed of a III-V compound semiconductor and located on the substrate, and a top layer composed of a III-V compound semiconductor and located on the multiple quantum well structure. The substrate has a plane orientation of (100) and an off angle of ?0.030° or more and +0.030° or less, and a surface of the top layer has a root-mean-square roughness of less than 10 nm.Type: ApplicationFiled: April 23, 2014Publication date: October 30, 2014Applicant: Sumitomo Electric Industries, Ltd.Inventors: Kei FUJII, Kaoru SHIBATA, Katsushi AKITA
-
Publication number: 20140319465Abstract: The invention relates to a photodetector for infrared light radiation having a given wavelength (?), including a stack of layers consisting of: a continuous layer (11) of a partially absorbent semiconductor material, which constitutes the photodetection area; a spacer layer (12) of a material that is transparent to said wavelength and has an index ne; and a structured metal mirror (13), the distance (g) between the top of said mirror and the semiconductor layer being less than (?)/ne and the mirror surface having a profile corresponding to the periodic repetition, according to period (P), of a basic pattern defined by the alternating series of raised surfaces (131, 132) and slots (133, 134) having the widths (L1, L2) and (L3, L4), respectively, the widths (L1) to (L4) being such that none are equal to zero, and that the sum thereof is equal to P and at least L1?L2 or L3?L4.Type: ApplicationFiled: January 4, 2013Publication date: October 30, 2014Inventors: Daivid Fowler, Roch Espiau De Lamaestre
-
Publication number: 20140319464Abstract: A light-receiving element includes a light-receiving layer for receiving light, the light-receiving layer being disposed on a semiconductor substrate, a contact layer disposed on the light-receiving layer, and a pixel electrode that is in ohmic contact with the contact layer. A back surface of the semiconductor substrate functions as a light-incident surface, and a reaction-preventing film for preventing a chemical reaction between the contact layer and the pixel electrode is interposed in a predetermined region between the contact layer and the pixel electrode.Type: ApplicationFiled: June 11, 2012Publication date: October 30, 2014Inventor: Yasuhiro Iguchi
-
Patent number: 8872156Abstract: A group III nitride semiconductor light emitting device includes an n-type cladding layer and a p-type cladding layer on a primary surface of a substrate, the c-axes of which tilt relative to the normal axis of the primary surface of the substrate. The p-type cladding layer is doped with a p-type dopant providing an acceptor level, and the p-type cladding layer contains an n-type impurity providing a donor level. An active layer is disposed between the n-type cladding layer and the p-type cladding layer. The concentration of the p-type dopant is greater than that of the n-type impurity. The difference (E(BAND)?E(DAP)) between the energy E(BAND) of a band-edge emission peak value in the photoluminescence spectrum of the p-type cladding layer and the energy E(DAP) of a donor-acceptor pair emission peak value in the photoluminescence spectrum is not more than 0.42 electron volts.Type: GrantFiled: April 23, 2012Date of Patent: October 28, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takumi Yonemura, Takashi Kyono, Yohei Enya
-
Patent number: 8872159Abstract: Ultraviolet or Extreme Ultraviolet and/or visible detector apparatus and fabrication processes are presented, in which the detector includes a thin graphene electrode structure disposed over a semiconductor surface to provide establish a potential in the semiconductor material surface and to collect photogenerated carriers, with a first contact providing a top side or bottom side connection for the semiconductor structure and a second contact for connection to the graphene layer.Type: GrantFiled: September 28, 2012Date of Patent: October 28, 2014Assignee: The United States of America, as represented by the Secretary of the NavyInventors: Francis J. Kub, Travis Anderson, Karl D. Hobart
-
Patent number: 8872338Abstract: A semiconductor device includes a substrate configured with a plurality of conductive traces. The traces are configured to electrically couple to an integrated circuit (IC) die and at least one of the plurality of conductive traces includes first electrically conductive portions in a first electrically conductive layer of the substrate, second electrically conductive portions in a second electrically conductive layer of the substrate, and first electrically conductive connections between the first electrically conductive portions and the second electrically conductive portions. The first and second electrically conductive portions and the first electrically conductive connections form a continuous path along at least a portion of the at least one of the conductive traces. Time delay of conducting a signal along the at least one of the conductive traces is within a specified amount of time of time delay of conducting a signal along another one of the plurality of conductive traces.Type: GrantFiled: November 13, 2012Date of Patent: October 28, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Brian D. Young
-
Publication number: 20140312304Abstract: Provided are a light receiving element etc. which have a high responsivity over the near- to mid-infrared region and stably have a high quality while maintaining the economical efficiency. The light receiving element includes an InP substrate that is transparent to light having a wavelength of 3 to 12 ?m, a middle layer that is epitaxially grown on the InP substrate, a GaSb buffer layer located in contact with the middle layer, and a light-receiving layer that is epitaxially grown on the GaSb buffer layer and that has a type-II multiple quantum well structure. The GaSb buffer layer is epitaxially grown on the middle layer while exceeding a range of a normal lattice-matching condition.Type: ApplicationFiled: May 16, 2013Publication date: October 23, 2014Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Kohei Miura, Hiroshi Inada, Yasuhiro Iguchi, Tadashi Saito