Field Effect Transistor Patents (Class 257/27)
-
Patent number: 7825434Abstract: A nitride semiconductor device includes: a first semiconductor layer made of first nitride semiconductor; a second semiconductor layer formed on a principal surface of the first semiconductor layer and made of second nitride semiconductor having a bandgap wider than that of the first nitride semiconductor; a control layer selectively formed on, or above, an upper portion of the second semiconductor layer and made of third nitride semiconductor having a p-type conductivity; source and drain electrodes formed on the second semiconductor layer at respective sides of the control layer; a gate electrode formed on the control layer; and a fourth semiconductor layer formed on a surface of the first semiconductor layer opposite to the principal surface, having a potential barrier in a valence band with respect to the first nitride semiconductor and made of fourth nitride semiconductor containing aluminum.Type: GrantFiled: December 29, 2006Date of Patent: November 2, 2010Assignee: Panasonic CorporationInventors: Hiroaki Ueno, Manabu Yanagihara, Tetsuzo Ueda, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7795648Abstract: A semiconductor device, having a memory cell region and a peripheral circuit region, includes an insulating film, having an upper surface, formed on a major surface of a semiconductor substrate to extend from the memory cell region to the peripheral circuit region. A capacitor lower electrode assembly is formed in the memory cell region to upwardly extend to substantially the same height as the upper surface of the insulating film on the major surface of the semiconductor substrate. Additionally, the lower electrode assembly includes first and second lower electrodes that are adjacent through the insulating film. A capacitor upper electrode is formed on the capacitor lower electrode through a dielectric film, to extend onto the upper surface of the insulating film. The capacitor lower electrode includes a capacitor lower electrode part having a top surface and a bottom surface.Type: GrantFiled: February 10, 2009Date of Patent: September 14, 2010Assignee: Renesas Technology CorporationInventors: Yoshinori Tanaka, Masahiro Shimizu, Hideaki Arima
-
Patent number: 7795622Abstract: A compound semiconductor device having a transistor structure, includes a substrate, a first layer formed on the substrate and comprising GaN, a second layer formed over the first layer and containing InN whose lattice constant is larger than the first layer, a third layer formed over the second layer and comprising GaN whose energy bandgap is smaller than the second layer, and a channel region layer formed on the third layer.Type: GrantFiled: March 31, 2008Date of Patent: September 14, 2010Assignee: Fujitsu LimitedInventors: Toshihide Kikkawa, Kenji Imanishi
-
Patent number: 7728324Abstract: A field effect transistor of an embodiment of the present invention includes, a semiconductor substrate containing Si atoms; a protruding structure formed on the semiconductor substrate; a channel region formed in the protruding structure and containing Ge atoms; an under channel region formed under the channel region in the protruding structure and containing Si and Ge atoms, the Ge composition ratio among Si and Ge atoms contained in the under channel region continuously changing from the channel region side to the semiconductor substrate side; a gate insulating film formed on the channel region; and a gate electrode formed on the gate insulating film on the channel region.Type: GrantFiled: March 20, 2007Date of Patent: June 1, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tsutomu Tezuka, Toshifumi Irisawa
-
Patent number: 7700942Abstract: A semiconductor device includes an active area isolated by an isolation area on a semiconductor substrate. A transistor includes a gate electrode extending across the active area, source/drain regions formed in the active area on both sides of the gate electrode, and impurity-containing contact plugs connected to the source/drain regions. The source/drain regions are formed by thermal diffusion of impurities from the impurity-containing contact plugs toward the active area.Type: GrantFiled: June 4, 2008Date of Patent: April 20, 2010Assignee: Elpida Memory, Inc.Inventor: Shinpei Iijima
-
Patent number: 7659537Abstract: A field effect transistor comprises a source and a drain, and a channel layer of Si1-x-yGexCy crystal (1>x>0, 1>y?0). Ge composition increases toward a drain end, in a vicinity of a source end of the channel layer.Type: GrantFiled: January 23, 2006Date of Patent: February 9, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tsutomu Tezuka, Shinichi Takagi, Tomohisa Mizuno
-
Patent number: 7642573Abstract: One exemplary embodiment includes a semiconductor device. The semiconductor device can include a channel including one or more of a metal oxide including zinc-germanium, zinc-lead, cadmium-germanium, cadmium-tin, cadmium-lead.Type: GrantFiled: March 12, 2004Date of Patent: January 5, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Randy L. Hoffman, Gregory S. Herman, Peter P. Mardilovich
-
Patent number: 7638819Abstract: A GaN layer functions as an electron transit layer and is formed to exhibit, at least at a portion thereof, A/B ratio of 0.2 or less obtained by a photoluminescence measurement, where “A” is the light-emission intensity in the 500-600 nm band, and “B” is the light-emission intensity at the GaN band-edge.Type: GrantFiled: July 15, 2005Date of Patent: December 29, 2009Assignee: Fujitsu LimitedInventors: Toshihide Kikkawa, Kenji Imanishi
-
Patent number: 7629629Abstract: A nanowire (100) according to the present invention includes a plurality of contact regions (10a, 10b) and at least one channel region (12), which is connected to the contact regions (10a, 10b). The channel region (12) is made of a first semiconductor material and the surface of the channel region (12) is covered with an insulating layer that has been formed selectively on the channel region (12). The contact regions (10a, 10b) are made of a second semiconductor material, which is different from the first semiconductor material for the channel region (12), and at least the surface of the contact regions (10a, 10b) includes a conductive portion.Type: GrantFiled: December 21, 2005Date of Patent: December 8, 2009Assignee: Panasonic CorporationInventors: Tohru Saitoh, Takahiro Kawashima
-
Patent number: 7619241Abstract: The present invention provides a single-electron transistor device 100. The device comprises a source 105 and drain 110 located over a substrate 115 and a quantum island 120 situated between the source and drain, to form tunnel junctions 125, 130 between the source and drain. The device further includes a fixed-gate electrode 135 located adjacent the quantum island 120. The fixed-gate electrode has a capacitance associated therewith that varies as a function of an applied voltage to the fixed-gate electrode. The present invention also includes a method of fabricating a single-electron device 300, and a transistor circuit 800 that include a single-electron device 810.Type: GrantFiled: December 11, 2006Date of Patent: November 17, 2009Assignee: Texas Instruments IncorporatedInventor: Christoph Wasshuber
-
Patent number: 7612366Abstract: A semiconductor device may include a stress layer and a strained superlattice layer above the stress layer and including a plurality of stacked groups of layers. More particularly, each group of layers of the strained superlattice layer may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.Type: GrantFiled: July 13, 2006Date of Patent: November 3, 2009Assignee: MEARS Technologies, Inc.Inventors: Robert J. Mears, Scott A. Kreps
-
Patent number: 7598516Abstract: A complementary metal oxide semiconductor (CMOS) device, e.g., a field effect transistor (FET), that includes at least one one-dimensional nanostructure that is typically a carbon-based nanomaterial, as the device channel, and a metal carbide contact that is self-aligned with the gate region of the device is described. The present invention also provides a method of fabricating such a CMOS device.Type: GrantFiled: January 7, 2005Date of Patent: October 6, 2009Assignee: International Business Machines CorporationInventors: Phaedon Avouris, Roy A. Carruthers, Jia Chen, Christophe G. M. M. Detavernier, Christian Lavoie, Hon-Sum Philip Wong
-
Patent number: 7598515Abstract: A semiconductor device may include a strained superlattice layer including a plurality of stacked groups of layers, and a stress layer above the strained superlattice layer. Each group of layers of the strained superlattice layer may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.Type: GrantFiled: July 13, 2006Date of Patent: October 6, 2009Assignee: MEARS Technologies, Inc.Inventors: Robert J. Mears, Scott A. Kreps
-
Patent number: 7560752Abstract: A field effect transistor (FET) includes a first semiconductor layer and a second semiconductor layer, the second semiconductor layer being formed on the first semiconductor layer and having a band gap energy greater than that of the first semiconductor layer. The first and second semiconductor layers are made of a Group III-V compound semiconductor layer, formed on the first semiconductor layer are a gate electrode 36 and a source electrode 35, formed on the second semiconductor layer is a drain electrode 37, and the drain electrode and the gate electrode are formed respectively on opposing planes of a semiconductor structure which contains the first and second semiconductor layers. This arrangement enables a drain's breakdown voltage to be increased in the FET, because the gate electrode 36 and the drain electrode 37 are respectively disposed, in a spatial separation of each other, on different planes instead of the same plane of the semiconductor structure.Type: GrantFiled: January 7, 2008Date of Patent: July 14, 2009Assignee: Nichia CorporationInventors: Shiro Akamatsu, Yuji Ohmaki
-
Publication number: 20090134382Abstract: A multilevel logic transistor including a ballistic channel, the ballistic channel formed in a substrate layer and configured to receive a flow of electrons generated by an emitter, a deflection barrier, the deflection barrier comprising at least two deflection surfaces and a deflection channel, and a deflection controller, the deflection controller configured to generate an electrical biasing field for directing the flowed of electrons, wherein the deflection barrier is positioned in the ballistic channel such that the deflection barrier is in the path of the received electrons. The multilevel logic transistor can further include an electron spin controller configured to generate a particular spin on each electron in the flow of electrons.Type: ApplicationFiled: November 27, 2007Publication date: May 28, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Slavek P. Aksamit, David D. Chudy, Cristian Medina
-
Patent number: 7531829Abstract: A semiconductor device may include a substrate and spaced apart source and drain regions defining a channel region therebetween in the substrate. The substrate may have a plurality of spaced apart superlattices in the channel and/or drain regions. Each superlattice may include a plurality of stacked groups of layers, with each group including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon. The at least one non-semiconductor monolayer may be constrained within a crystal lattice of adjacent base semiconductor portions.Type: GrantFiled: September 22, 2006Date of Patent: May 12, 2009Assignee: Mears Technologies, Inc.Inventor: Richard A. Blanchard
-
Patent number: 7531828Abstract: A semiconductor device may include at least one pair of spaced apart stress regions, and a strained superlattice layer between the at least one pair of spaced apart stress regions and including a plurality of stacked groups of layers. Each group of layers of the strained superlattice layer may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.Type: GrantFiled: July 13, 2006Date of Patent: May 12, 2009Assignee: Mears Technologies, Inc.Inventors: Robert J. Mears, Scott A. Kreps
-
Patent number: 7521707Abstract: A semiconductor device includes, an AlGaN electron supply layer having a [000-1] crystalline orientation in a thickness direction to a substrate plane, a GaN electron traveling layer formed on the AlGaN electron supply layer, a gate electrode formed above the GaN electron traveling layer, and a source electrode and a drain electrode between which the gate electrode is located, the source and drain electrode being formed on the GaN electron traveling layer.Type: GrantFiled: March 22, 2006Date of Patent: April 21, 2009Assignee: Eudyna Devices Inc.Inventors: Takeshi Kawasaki, Ken Nakata, Hiroshi Yano
-
Patent number: 7508014Abstract: A field effect transistor including an i-type first semiconductor layer and a second semiconductor layer formed on the first semiconductor layer and having a band gap energy higher in magnitude than that of the first semiconductor layer. The first semiconductor layer and second semiconductor layer are each made of a gallium nitride-based compound semiconductor layer. A gate electrode is formed on the second semiconductor layer and a second electrode is formed on the first semiconductor layer. Thus, the field effect transistor is constructed in such a manner as the first semiconductor layer and second semiconductor layer are interposed between the gate electrode and the second electrode. Thus field effect transistor is able to discharge the holes that are accumulated in the channel from the elemental structure and to improve the withstand voltage of the field effect transistor.Type: GrantFiled: November 16, 2005Date of Patent: March 24, 2009Assignee: Nichia CorporationInventor: Masashi Tanimoto
-
Patent number: 7468524Abstract: A nitride-based group III-V compound semiconductor device includes a buffer layer, a first nitride semiconductor layer and a second nitride semiconductor layer successively stacked on a substrate, the first and the second nitride layers having their respective lattice constants a1 and a2 in the relation a1>a2, an ohmic source electrode and an ohmic drain electrode formed on the second nitride layer, and a piezoelectric effect film formed on at least a partial region between the electrodes, wherein the piezoelectric film exerts compressive stress of an absolute magnitude at least equivalent to that of tensile stress applied to the second nitride layer due to the difference (a1?a2) between the lattice constants of the first and second nitride layers.Type: GrantFiled: April 25, 2006Date of Patent: December 23, 2008Assignee: Sharp Kabushiki KaishaInventor: Nobuaki Teraguchi
-
Patent number: 7442953Abstract: A device comprising a number of different wavelength-selective active-layers arranged in a vertical stack, having band-alignment and work-function engineered lateral contacts to said active-layers, consisting of a contact-insulator and a conductor-insulator. Photons of different energies are selectively absorbed in or emitted by the active-layers. Contact means are arranged separately on the lateral sides of the vertical stack for injecting charge carriers into the photon-emitting layers and extracting charge carriers generated in the photon-absorbing layers. The device can be used for various applications for light emission or light absorption. The stack of active layers may also include top and bottom electrodes whereby the device can also be operated as a FET device.Type: GrantFiled: December 7, 2004Date of Patent: October 28, 2008Assignee: Quantum Semiconductor LLCInventor: Carlos J. R. P. Augusto
-
Patent number: 7425721Abstract: A field-effect transistor is provided which includes: a first nitride semiconductor layer having a lattice constant a1 and a bandgap Eg1; a second nitride semiconductor layer stacked on the first nitride semiconductor layer and having a lattice constant a2 and a bandgap Eg2; a source electrode and a drain electrode formed on the second nitride semiconductor layer; a piezo-effect film formed on the second nitride semiconductor layer in a region between the source electrode and the drain electrode; and a gate electrode formed on a region of the piezo-effect film. The relation between the lattice constants a1 and a2 is a1>a2. The relation between the bandgaps Eg1 and Eg2 is Eg1<Eg2.Type: GrantFiled: May 22, 2007Date of Patent: September 16, 2008Assignee: Sharp Kabushiki KaishaInventor: Nobuaki Teraguchi
-
Patent number: 7414262Abstract: Electronic devices, such as those having a flexible substrate and printed material on the flexible substrate. In one embodiment, the printed material and substrate are part of an electronic device having at least three terminals, wherein the electronic device has a charge carrier mobility of at least 10 cm2/V-s. Multi-terminal devices can have a substrate including a doped semiconductor layer and at least two doped regions formed upon the substrate. The doped regions can be doped oppositely from the semiconductor layer and exhibit a charge carrier mobility of greater than 10 cm2/V-s. Methods for making the same are also disclosed.Type: GrantFiled: September 30, 2005Date of Patent: August 19, 2008Assignee: Lexmark International, Inc.Inventors: Frank E. Anderson, Robert W. Cornell, Yimin Guan
-
Publication number: 20080191196Abstract: The present invention generally relates to nanoscale heterostructures and, in some cases, to nanowire heterostructures exhibiting ballistic transport, and/or to metal-semiconductor junctions that that exhibit no or reduced Schottky barriers. One aspect of the invention provides a solid nanowire having a core and a shell, both of which are essentially undoped. For example, in one embodiment, the core may consist essentially of undoped germanium and the shell may consist essentially of undoped silicon. Carriers are injected into the nanowire, which can be ballistically transported through the nanowire. In other embodiments, however, the invention is not limited to solid nanowires, and other configurations, involving other nanoscale wires, are also contemplated within the scope of the present invention. Yet another aspect of the invention provides a junction between a metal and a nanoscale wire that exhibit no or reduced Schottky barriers.Type: ApplicationFiled: May 25, 2007Publication date: August 14, 2008Inventors: Wei Lu, Jie Xiang, Yue Wu, Brian P. Timko, Hao Yan, Charles M. Lieber
-
Publication number: 20080135832Abstract: A microelectronic structure comprising a channel dimensioned such that tunneling is a significant transport mode for charge carriers. The charge carriers have a coherence length depending on the channel material and the carrier type and a wavelength. A potential varying spatially along the length of the channel is applied, the potential having a variation scale or period which is below the wavelength of the charge carriers in the first substance. The channel is typically shorter than the coherence length, which is what causes the tunneling. The potential thereby influences tunneling of the charge carriers through the channel, and can be used to overcome leakage or off current problems due to tunneling that start to appear at these small scales. A very large scale integration circuit containing such a structure is also described.Type: ApplicationFiled: January 18, 2006Publication date: June 12, 2008Inventor: Shye Shapira
-
Patent number: 7339206Abstract: A field effect transistor (FET) includes a first semiconductor layer and a second semiconductor layer, the second semiconductor layer being formed on the first semiconductor layer and having a band gap energy greater than that of the first semiconductor layer. The first and second semiconductor layers are made of a Group III-V compound semiconductor layer, formed on the first semiconductor layer are a gate electrode 36 and a source electrode 35, formed on the second semiconductor layer is a drain electrode 37, and the drain electrode and the gate electrode are formed respectively on opposing planes of a semiconductor structure which contains the first and second semiconductor layers. This arrangement enables a drain's breakdown voltage to be increased in the FET, because the gate electrode 36 and the drain electrode 37 are respectively disposed, in a spatial separation of each other, on different planes instead of the same plane of the semiconductor structure.Type: GrantFiled: March 24, 2006Date of Patent: March 4, 2008Assignee: Nichia CorporationInventors: Shiro Akamatsu, Yuji Ohmaki
-
Patent number: 7329894Abstract: Since the semiconductor devices including a stacked structure of group-III-V alloy semiconductor layers different in the kind of group-V constituent atom form the so-called band line-up of type II, band discontinuity in the heterostructure has impeded smooth transport of carriers and deteriorated device characteristics. According to the present invention, an energy band structure that makes it possible, in one energy band (e.g., a valence band), to smoothly transport carriers of one of two kinds (e.g., holes) by connecting energy discontinuity in an inclined form or stepwise, and at the same, in the other energy band (e.g., a conduction band), to maintain a barrier effect for carriers of the other kind (e.g., electrons) by retaining energy discontinuity, can be realized for improved transport characteristics of carriers at the heterointerface forming the band line-up of type II.Type: GrantFiled: August 12, 2005Date of Patent: February 12, 2008Assignee: Opnext Japan, Inc.Inventors: Takeshi Kitatani, Masahiro Aoki, Tomonobu Tsuchiya
-
Publication number: 20070284568Abstract: A problem is arisen in conventional J-FETs that a shifting in a threshold voltage (VT) is generated before or after an energization with a gate current. A junction gate field effect transistor (J-FET) according to the present invention includes an undoped InGaAs channel layer 5, which is capable of accumulating carrier of a first conductivity type, a p+ type GaAs layer 17 (semiconductor layer), which is provided on the undoped InGaAs channel layer 5, and contains an impurity of a second conductivity type, and a gate electrode 18, which is provided on the p+ type GaAs layer 17. Here, the concentration of hydrogen contained in the p+ type GaAs layer 17 is lower than the concentration of the second conductivity type carrier in the p+ type GaAs layer 17.Type: ApplicationFiled: June 11, 2007Publication date: December 13, 2007Applicant: NEC ELECTRONICS CORPORATIONInventor: Yasunori BITO
-
Patent number: 7279697Abstract: A III-nitride based field effect transistor obtains improved performance characteristics through manipulation of the relationship between the in-plane lattice constant of the interface of material layers. A high mobility two dimensional electron gas generated at the interface of the III-nitride materials permits high current conduction with low ON resistance, and is controllable through the manipulation of spontaneous polarization fields obtained according to the characteristics of the III-nitride material. The field effect transistor produced can be made to be a nominally on device where the in-plane lattice constants of the material forming the interface match. A nominally off device may be produced where one of the material layers has an in-plane lattice constant that is larger than that of the other layer material. The layer materials are preferably InAlGaN/GaN layers that are particularly tailored to the characteristics of the present invention.Type: GrantFiled: December 3, 2004Date of Patent: October 9, 2007Assignee: International Rectifier CorporationInventor: Robert Beach
-
Patent number: 7274035Abstract: A composition for the formation of an electric field programmable film, the composition comprising a matrix precursor composition or a dielectric matrix material, wherein the dielectric matrix material comprises an organic polymer and/or a inorganic oxide; and an electron donor and an electron acceptor of a type and in an amount effective to provide electric field programming. The films are of utility in data storage devices.Type: GrantFiled: August 25, 2004Date of Patent: September 25, 2007Assignee: The Regents of the University of CaliforniaInventors: Yang Yang, Jianyong Ouyang, Charles R. Szmanda
-
Patent number: 7206552Abstract: A semiconductor switching device includes two FETs with different device characteristics, a common input terminal, and two output terminals. The gate width of each FET is about 400 ?m, and the maximum power required for the device operation is maintained by a lager conductivity of the channel layer of one FET and by a lower conductivity of the channel layer of another FET. The device operates at frequencies of 2.4 GHz or higher without use of shunt FET.Type: GrantFiled: March 26, 2002Date of Patent: April 17, 2007Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Toshikazu Hirai
-
Patent number: 7182914Abstract: The present invention relates to a structure and manufacturing process of a nano device transistor for a biosensor. The structure, the manufacturing process and the related circuit for a carbon nano tube or nano wire transistor biosensor device are provided. The refurbished nano device is used for absorbing various anti-bodies so as to detect the specific antigens or absorbing various biotins. Therefore, the object of the present invention to detect the specific species for bio measurement can be achieved.Type: GrantFiled: November 26, 2003Date of Patent: February 27, 2007Assignee: Industrial Technology Research InstituteInventors: Ming-Jiunn Lai, Hung-Hsiang Wang, Jeng-Hua Wei, Hsin-Hui Chen, Ming-Jer Kao
-
Patent number: 7173272Abstract: A nondeterministic quantum CNOT gate (10) for photon qubits, with success probability 1/9, uses beamsplitters (B1–B5) with selected reflectivities to mix control and target input modes. It may be combined with an atomic quantum memory to construct a deterministic CNOT gate, with applications in quantum computing and as a Bell-state analyser.Type: GrantFiled: August 20, 2002Date of Patent: February 6, 2007Assignee: The University of QueenslandInventor: Timothy Cameron Ralph
-
Patent number: 7141816Abstract: A field effect transistor comprises, at least, a channel forming region formed in a semiconductor layer, and a gate electrode provided in face-to-face relation with the channel forming region via a gate insulating film, wherein the semiconductor layer is made of a mixture of a semiconductor material layer and conductive particles. The field effect transistor is capable of enhancing a carrier mobility.Type: GrantFiled: May 6, 2004Date of Patent: November 28, 2006Assignee: Sony CorporationInventor: Makoto Noda
-
Patent number: 7064359Abstract: A switching semiconductor device includes a first compound layer formed on a single crystal substrate which includes silicon carbide or sapphire, and including a general formula InxGa1-xN, where 0?x?1; a second compound layer formed on the first compound layer, and including a general formula InyALzGa1-y-zN, where 0?y?1 and 0<z?1; and a gate electrode formed on the second compound layer. The gate electrode is electrically connected to a resistance element formed on a first interlayer insulating film that covers the gate electrode, through a metal wiring formed on a second interlayer insulating film that covers the first interlayer insulating film.Type: GrantFiled: August 6, 2004Date of Patent: June 20, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hidetoshi Ishida, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7009200Abstract: A field effect transistor comprises a source and a drain, and a channel layer of Si1-x-yGexCy crystal (1>x>0, 1>y?0). Ge composition increases toward a drain end, in a vicinity of a source end of the channel layer.Type: GrantFiled: July 1, 2003Date of Patent: March 7, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Tsutomu Tezuka, Shinichi Takagi, Tomohisa Mizuno
-
Patent number: 6998634Abstract: A memory device using vertical nanotubes includes an array of first electrodes arranged in strips in a first direction, a dielectric layer deposited on the array of first electrodes, the dielectric layer having a plurality of holes arranged therein, an array of nanotubes for emitting electrons, the array of nanotubes contacting the array of first electrodes and vertically growing through the plurality of holes in the dielectric layer, an array of second electrodes arranged in strips in a second direction on the dielectric layer, the array of second electrodes contacting the array of nanotubes, wherein the second direction is perpendicular to the first direction, a memory cell positioned on the array of second electrodes for trapping electrons emitted from the array of nanotubes, and a gate electrode deposited on an upper surface of the memory cell for forming an electric field around the array of nanotubes.Type: GrantFiled: December 30, 2003Date of Patent: February 14, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Byoung-ho Cheong, Won-bong Choi
-
Patent number: 6984842Abstract: A silicon nanoparticle transistor and transistor memory device. The transistor of the invention has silicon nanoparticles, dimensioned on the order of 1 nm, in a gate area of a field effect transistor. The resulting transistor is a transistor in which single electron flow controls operation of the transistor. Room temperature operation is possible with the novel transistor structure by radiation assistance, with radiation being directed toward the silicon nanoparticles to create necessary holes in the quantum structure for the flow of an electron. The transistor of the invention also forms the basis for a memory device. The device is a flash memory device which will store electrical charge instead of magnetic effects.Type: GrantFiled: February 2, 2000Date of Patent: January 10, 2006Assignee: The Board of Trustees of the University of IllinoisInventors: Munir H. Nayfeh, Joel Therrien, Gennadiy Belmoin
-
Patent number: 6963090Abstract: An implant-free enhancement mode metal-oxide semiconductor field effect transistor (EMOSFET) is provided. The EMOSFET has a III-V compound semiconductor substrate and an epitaxial layer structure overlying the III-V compound semiconductor substrate. The epitaxial material layer has a channel layer and at least one doped layer. A gate oxide layer overlies the epitaxial layer structure. The EMOSFET further includes a metal gate electrode overlying the gate oxide layer and source and drain ohmic contacts overlying the epitaxial layer structure.Type: GrantFiled: January 9, 2003Date of Patent: November 8, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Matthias Passlack, Olin L. Hartin, Marcus Ray, Nicholas Medendorp
-
Patent number: 6929987Abstract: In a method of forming a semiconductor device with a first channel layer formed over a portion of a second channel layer, a portion of the second channel underlying the first channel is etched so as to form an overhanging ledge in the first channel, and then a metallic contact disposed on top of the ledge portion is diffused into the first channel by ohmic alloying to form an electrode in the first channel.Type: GrantFiled: December 23, 2003Date of Patent: August 16, 2005Assignee: HRL Laboratories, LLCInventor: Jeong-Sun Moon
-
Patent number: 6924528Abstract: In a bottom gate type semiconductor device made of a semiconductor layer with crystal structure, source/drain regions are constructed by a lamination layer structure including a first conductive layer (n+ layer), a second conductive layer (n? layer) having resistance higher than the first conductive layer, and an intrinsic or substantially intrinsic semiconductor layer (i layer). At this time, the n? layer acts as LDD region, and the i layer acts as an offset region is a film thickness direction.Type: GrantFiled: May 2, 2003Date of Patent: August 2, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Takeshi Fukunaga
-
Patent number: 6864517Abstract: Bipolar integrated circuits employing SiGe technology incorporate the provision of mask-selectable types of bipolar transistors. A high-performance/high variability type has a thin base in which the diffusion from the emitter intersects the base dopant diffusion within the “ramp” of Ge concentration near the base-collector junction and a lower performance/lower variability type has an additional epi layer in the base so that the emitter diffusion intersects the Ge ramp where the ramp has a lower ramp rate.Type: GrantFiled: January 14, 2003Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventor: Gregory G. Freeman
-
Patent number: 6833556Abstract: A transistor includes a semiconductor channel disposed nearby a gate and in an electrical path between a source and a drain, wherein the channel and at least one of the source or the drain are separated by an interface layer so as to form a channel-interface layer-source/drain junction in which a Fermi level of the semiconductor channel is depinned in a region near the junction and the junction has a specific contact resistance of less than approximately 1000 &OHgr;-&mgr;m2. The interface layer may include a passivating material such as a nitride, a fluoride, an oxide, an oxynitride, a hydride and/or an arsenide of the semiconductor of the channel. In some cases, the interface layer consists essentially of a monolayer configured to depin the Fermi level of the semiconductor of the channel, or an amount of passivation material sufficient to terminate all or a sufficient number of dangling bonds of the semiconductor channel to achieve chemical stability of the surface.Type: GrantFiled: January 14, 2003Date of Patent: December 21, 2004Assignee: Acorn Technologies, Inc.Inventors: Daniel E. Grupp, Daniel J. Connelly
-
Publication number: 20040252732Abstract: A nondeterministic quantum CNOT gate (10) for photon qubits, with success probability {fraction (1/9)}, uses beamsplitters (B1-B5) with selected reflectivities to mix control and target input modes. It may be combined with an atomic quantum memory to construct a deterministic CNOT gate, with applications in quantum computing and as a Bell-state analyser.Type: ApplicationFiled: February 17, 2004Publication date: December 16, 2004Inventor: Timothy Cameron Ralph
-
Patent number: 6787820Abstract: A semiconductor device includes an AlGaN film formed on a GaN film on a substrate, a gate electrode formed on the AlGaN film, and source and drain electrodes formed on either side of the gate electrode on the AlGaN film. An n-type InxGayAl1-x-yN film is interposed between the source and drain electrodes and the AlGaN film. Alternatively, the semiconductor device includes an n-type InxGayAl1-x-yN film formed on a GaN film on a substrate, a gate electrode formed on the InxGayAl1-x-yN film, and source and drain electrodes formed on either side of the gate electrode on the InxGayAl1-x-yN film.Type: GrantFiled: January 31, 2002Date of Patent: September 7, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kaoru Inoue, Yoshito Ikeda, Hiroyuki Masato
-
Patent number: 6787794Abstract: A quantum computer comprises a pair of qubits disposed between first and second single-electron electrometers and a control gate. The qubits each comprise a molecule of ammonia caged inside a C60 molecule disposed on a substrate. The ammonia-bearing C60 molecule is positioned using a scanning probe microscope.Type: GrantFiled: December 11, 2001Date of Patent: September 7, 2004Assignee: Hitachi, Ltd.Inventors: Paul Cain, Andrew Ferguson, David Williams
-
Patent number: 6784500Abstract: A circuit including at least one low voltage input, at least one high voltage output, and a field transistor having a source, a drain and a control region. The circuit may comprise a high-voltage amplifier. In this embodiment, an electrical connection between the high-voltage output terminal and the field transistor control region, and an electrical connection between the input terminal and a second transistor. Various embodiments of the field transistor are described.Type: GrantFiled: August 31, 2001Date of Patent: August 31, 2004Assignee: Analog Devices, Inc.Inventor: Mark Alan Lemkin
-
Patent number: 6774460Abstract: The present invention relates to an impact ionisation avalanche transit time (IMPATT) diode device comprising an avalanche region and a drift region, wherein at least one narrow bandgap region, with a bandgap narrower than the bandgap in the avalanche region, is located adjacent to or within the avalanche region in order to generate within the narrow bandgap region a tunnel current which is injected into the avalanche region. This improves the predictability with which a current can be injected into the avalanche region and enables a relatively narrow pulse of current to be injected into the avalanche region in order to enable a relatively noise free avalanche multiplication. The narrow bandgap region may be located between a heavily doped contact region and the avalanche region and is preferably arranged to generate a tunnel current at the peak reverse bias applied to the diode.Type: GrantFiled: April 16, 2001Date of Patent: August 10, 2004Assignee: Qinetiq LimitedInventors: David C Herbert, Robert G Davis
-
Patent number: 6747357Abstract: A dielectric device has a multi-layer oxide artificial lattice. The artificial lattice is a stacked structure with a plurality of dielectrics. The dielectric film is deposited at a single atomic layer thickness or at a unit lattice thickness. The dielectric film is formed by repeatedly depositing with layer-by-layer growth process at least two dielectric materials having dielectric constant different from each other at least one time in a range of the single atomic layer thickness to 20 nm or by depositing at least two dielectric materials in a predetermined alignment adapted for a functional device, thereby forming one artificial lattice having an identical directional feature. By utilizing the stress applied to an interfacial surface of the consisting layers in the artificial oxide lattice, the dielectric constant and tunability are greatly improved, so the artificial lattice can be adapted for high-speed switching and high-density semiconductor devices and high-frequency response telecommunication devices.Type: GrantFiled: May 1, 2002Date of Patent: June 8, 2004Assignee: Sungkyunkwan UniversityInventors: Jaichan Lee, Juho Kim, Leejun Kim, Young Sung Kim
-
Patent number: 6727551Abstract: The object of the present invention is to suppress a short channel effect on a threshold voltage. A channel region 5, a pair of source-drain regions and an isolating film 2 having a trench isolation structure are selectively formed in a main surface of a semiconductor substrate 1. An upper surface of the isolating film 2 recedes to be lower than an upper surface of the channel region 5 in a trench portion adjacent to side surfaces of the channel region 5 and to be almost on a level with the upper surface of the channel region 5 in other regions. Consequently, a part of the side surfaces of the channel region 5 as well as the upper surface thereof are covered by a gate electrode 4 with a gate insulating film 3 interposed therebetween. A channel width W of the channel region 5 is set to have a value which is equal to or smaller than a double of a maximum channel depletion layer width Xdm.Type: GrantFiled: February 5, 2003Date of Patent: April 27, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Shigeto Maegawa