Capacitor For Signal Storage In Combination With Non-volatile Storage Means Patents (Class 257/298)
-
Patent number: 8198662Abstract: An improved semiconductor memory device having a silicon on insulator (SOI) structure. Exemplary devices provide improved charge injection into the device's floating gate electrode. Exemplary devices may include a semiconductor substrate including a transistor forming region and a capacitor forming region; a MOSFET; a MOS capacitor; a projection formed within a periphery of the capacitor electrode of the MOS capacitor; and a floating gate electrode extending from the channel region of the MOSFET to overlap the projection of the capacitor electrode, with a gate insulating film interposed therebetween. The projection may include an inclined surface which may have a concave shape and/or the projection may extend above a capacitor groove having a undercut portion beneath the projection.Type: GrantFiled: July 11, 2008Date of Patent: June 12, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Takeshi Nagao
-
Patent number: 8193568Abstract: Some embodiments include memory cells that contain a dynamic random access memory (DRAM) element and a nonvolatile memory (NVM) element. The DRAM element contains two types of DRAM nanoparticles that differ in work function. The NVM contains two types of NVM nanoparticles that differ in trapping depth. The NVM nanoparticles may be in vertically displaced charge-trapping planes. The memory cell contains a tunnel dielectric, and one of the charge-trapping planes of the NVM may be further from the tunnel dielectric than the other. The NVM charge-trapping plane that is further from the tunnel dielectric may contain larger NVM nanoparticles than the other NVM charge-trapping plane. The DRAM element may contain a single charge-trapping plane that has both types of DRAM nanoparticles therein. The memory cells may be incorporated into electronic systems.Type: GrantFiled: June 14, 2010Date of Patent: June 5, 2012Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 8178915Abstract: An analog floating-gate electrode in an integrated circuit, and method of fabricating the same, in which trapped charge can be stored for long durations. The analog floating-gate electrode is formed in a polycrystalline silicon gate level, and includes n-type and p-type doped portions serving as gate electrodes of n-channel and p-channel MOS transistors, respectively; a plate of a metal-to-poly storage capacitor; and a plate of poly-to-active tunneling capacitors. Silicide-block silicon dioxide blocks the formation of silicide cladding on the electrode, while other polysilicon structures in the integrated circuit are silicide-clad. An opening at the surface of the analog floating-gate electrode, at the location at which n-type and p-type doped portions of the floating gate electrode abut, allow formation of silicide at that location, shorting the p-n junction.Type: GrantFiled: March 23, 2011Date of Patent: May 15, 2012Assignee: Texas Instruments IncorporatedInventors: Allan T. Mitchell, Imran Mahmood Khan, Michael A. Wu
-
Patent number: 8174476Abstract: In accordance with one or more embodiments of the present invention, a display device includes a timing controller that generates a control signal and a data signal for displaying an image, a memory that records the data signal, and an I2C bus that connects the timing controller and the memory element. The I2C bus includes a serial clock line and a serial data line, which respectively comprise a first end part that is connected with the memory and a second end part that is connected with the timing controller. The I2C bus includes first and second decoupling capacitors that are respectively connected to the serial clock line and the serial data line. A connection distance of the interface between the timing controller and the memory has a minimum distance.Type: GrantFiled: July 2, 2008Date of Patent: May 8, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Jo-yeon Jo
-
Patent number: 8164131Abstract: A nonvolatile semiconductor memory device includes: a first semiconductor region having first conductivity; a channel formation region in which a channel inversion layer having second conductivity is formed; a second semiconductor region having the second conductivity; a third semiconductor region having the second conductivity; a laminated insulating film formed on the channel formation region; and a control electrode formed on the laminated insulating film. The laminated insulating film includes a first insulating film, a charge storage film, and a second insulating film in order from the channel formation region side. The control electrode extends to above one of the second semiconductor region and the third semiconductor region. The charge storage film present between an extended portion of the control electrode and the second semiconductor region or the third semiconductor region is removed and a portion where the charge storage film is removed is filled with a third insulating film.Type: GrantFiled: December 4, 2006Date of Patent: April 24, 2012Assignee: Sony CorporationInventors: Toshio Kobayashi, Saori Hara
-
Patent number: 8164120Abstract: An upper electrode of a capacitor has a two-layer structure of first and second upper electrodes. A gate electrode of a MOS field effect transistor and a fuse are formed by patterning conductive layers used to form the lower electrode, first upper electrode and second upper electrode of the capacitor. In forming a capacitor and a fuse on a semiconductor substrate by a conventional method, at least three etching masks are selectively used to pattern respective layers to form the capacitor and fuse before wiring connection. The number of etching masks can be reduced in manufacturing a semiconductor device having capacitors, fuses and MOS field effect transistors so that the number of processes can be reduced and it becomes easy to improve the productivity and reduce the manufacture cost.Type: GrantFiled: November 18, 2010Date of Patent: April 24, 2012Assignee: Yamaha CorporationInventor: Masayoshi Omura
-
Patent number: 8164130Abstract: A nonvolatile memory device including one transistor and one resistant material and a method of manufacturing the nonvolatile memory device are provided. The nonvolatile memory device includes a substrate, a transistor formed on the substrate, and a data storage unit connected to a drain of the transistor. The data storage unit includes a data storage material layer having different resistance characteristics in different voltage ranges.Type: GrantFiled: May 25, 2004Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Sun-ae Seo, In-kyeong Yoo, Myoung-jae Lee, Wan-jun Park
-
Patent number: 8164128Abstract: Techniques for forming a magnetic device are provided. In one aspect, a magnetic device includes a magnetic tunnel junction and a dielectric layer formed over at least a portion of the magnetic tunnel junction. The dielectric layer is configured to have an underlayer proximate to the magnetic tunnel junction, and an overlayer on a side of the underlayer opposite the magnetic tunnel junction. The magnetic device further includes a via hole running substantially vertically through the dielectric layer and being self-aligned with the magnetic tunnel junction.Type: GrantFiled: October 29, 2007Date of Patent: April 24, 2012Assignee: International Business Machines CorporationInventors: Sivananda K. Kanakasabapathy, Michael C. Gaidis
-
Patent number: 8159012Abstract: Provided is a semiconductor device including an insulating layer of a cubic system or a tetragonal system, having good electrical characteristics. The semiconductor device includes a semiconductor substrate including an active region, a transistor that is formed in the active region of the semiconductor substrate, an interlevel insulating layer that is formed on the semiconductor substrate and a contact plug that is formed in the interlevel insulating layer and that is electrically connected to the transistor. The semiconductor device may include a lower electrode that is formed on the interlevel insulating layer and that is electrically connected to the contact plug, an upper electrode that is formed on the lower electrode and an insulating layer of a cubic system or a tetragonal system including a metal silicate layer. The insulating layer may be formed between the lower electrode and the upper electrode.Type: GrantFiled: September 26, 2008Date of Patent: April 17, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-cheol Lee, Jun-noh Lee, Ki-vin Im, Ki-yeon Park, Sung-hae Lee, Sang-yeol Kang
-
Patent number: 8159014Abstract: A silicon-on-insulator device has a localized biasing structure formed in the insulator layer of the SOI. The localized biasing structure includes a patterned conductor that provides a biasing signal to distinct regions of the silicon layer of the SOI. The conductor is recessed into the insulator layer to provide a substantially planar interface with the silicon layer. The conductor is connected to a bias voltage source. In an embodiment, a plurality of conductor is provided that respectively connected to a plurality of voltage sources. Thus, different regions of the silicon layer are biased by different bias signals.Type: GrantFiled: September 23, 2009Date of Patent: April 17, 2012Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, John K. Zahurak
-
Publication number: 20120087191Abstract: Some embodiments relate to a differential memory cell. The memory cell includes a first transistor having a source, a drain, a gate, and a body. A first capacitor has a first plate and a second plate, wherein the first plate is coupled to the gate of the first transistor and extends over the body region. The memory cell also includes a second transistor having a source, a drain, a gate, and a body, wherein the source and body of the second transistor is coupled to the second plate of the first capacitor. A second capacitor has a third plate and a fourth plate, wherein the third plate is coupled to the gate of the second transistor and the fourth plate is coupled to the source and the body of the first transistor.Type: ApplicationFiled: September 14, 2011Publication date: April 12, 2012Applicant: Infineon Technologies AGInventor: Dzianis Lukashevich
-
Patent number: 8148216Abstract: A nonvolatile semiconductor memory of an aspect of the present invention comprises a semiconductor substrate, a pillar-shaped semiconductor layer extending in the vertical direction with respect to the surface of the semiconductor substrate, a plurality of memory cells arranged in the vertical direction on the side surface of the semiconductor layer and having a charge storage layer and a control gate electrode, a first select gate transistor arranged on the semiconductor layer at an end of the memory cells on the side of the semiconductor substrate, and a second select gate transistor arranged on the semiconductor layer on the other end of the memory cells opposite to the side of the semiconductor substrate, wherein the first select gate transistor includes a diffusion layer in the semiconductor substrate and is electrically connected to the pillar-shaped semiconductor layer by way of the diffusion layer that serves as the drain region.Type: GrantFiled: December 21, 2010Date of Patent: April 3, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Riichiro Shirota
-
Publication number: 20120074479Abstract: Electrically erasable programmable “read-only” memory (EEPROM) cells in an integrated circuit, and formed by a single polysilicon level. The EEPROM cell consists of a coupling capacitor and a combined read transistor and tunneling capacitor. The capacitance of the coupling capacitor is much larger than that of the tunneling capacitor. In one embodiment, field oxide isolation structures isolate the devices from one another; a lightly-doped region at the source of the read transistor improves breakdown voltage performance. In another embodiment, trench isolation structures and a buried oxide layer surround the well regions at which the coupling capacitor and combined read transistor and tunneling capacitor are formed.Type: ApplicationFiled: December 6, 2011Publication date: March 29, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Xiaoju Wu, Jozef Czeslaw Mitros
-
Patent number: 8144514Abstract: The 1T floating-body DRAM cell device includes a floating body for storing information of the DRAM cell device, a source and a drain formed on respective sides of the floating body, a gate insulating layer formed on a top of the floating body, a gate electrode formed on a top of the gate insulating layer, a gate stack formed under the floating body and configured to have a charge storage node for storing electric charges, and a control electrode formed on a lower side of the gate stack or partially or completely surrounded by the gate stack. The DRAM cell device performs “write0” and “write1” operations or a read operation. The DRAM cell device performs a non-volatile program operation or a non-volatile erase operation.Type: GrantFiled: November 19, 2008Date of Patent: March 27, 2012Assignee: SNU R&DB FoundationInventor: Jong-Ho Lee
-
Patent number: 8143657Abstract: A multiple layer tunnel insulator is fabricated between a substrate and a discrete trap layer. The properties of the multiple layers determines the volatility of the memory device. The composition of each layer and/or the quantity of layers is adjusted to fabricate either a DRAM device, a non-volatile memory device, or both simultaneously.Type: GrantFiled: August 16, 2010Date of Patent: March 27, 2012Inventor: Arup Bhattacharyya
-
Patent number: 8143656Abstract: Provided are a high-performance one-transistor floating-body DRAM cell device and a manufacturing method thereof. The one-transistor floating-body DRAM cell device includes: a semiconductor substrate; a gate stack which is formed on the semiconductor substrate; a control electrode which is formed on the semiconductor substrate and surrounded by the gate stack; a floating body which is formed on the control electrode that is surrounded by the gate stack; source/drain which are formed at left and right sides of the floating body; an insulating layer which insulates the source/drain from the semiconductor substrate and the control electrode; a gate insulating layer which is formed on the floating body and the source/drain; and a gate electrode which is formed on the gate insulating layer.Type: GrantFiled: August 28, 2008Date of Patent: March 27, 2012Assignee: SNU R&DB FoundationInventors: Jong-Ho Lee, Ki-Heung Park
-
Publication number: 20120049258Abstract: According to one embodiment, a semiconductor substrate includes a cell region and a peripheral circuit region, a first dielectric film is formed on the semiconductor substrate in the cell region and the peripheral circuit region, a first conductive film is formed on the first dielectric film in the cell region and the peripheral circuit region, a first inter-conductive-film dielectric film is formed on the first conductive film in the cell region, a second inter-conductive-film dielectric film is formed on the first conductive film in the peripheral circuit region and a film thickness thereof is larger than the first inter-conductive-film dielectric film, and a second conductive film is formed on the first inter-conductive-film dielectric film in the cell region and the second inter-conductive-film dielectric film in the peripheral circuit region.Type: ApplicationFiled: March 16, 2011Publication date: March 1, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Koji NAKAHARA, Kazuhiro Matsuo, Masayuki Tanaka
-
Patent number: 8125010Abstract: A semiconductor device is proposed in which signal delay due to compensation capacitance elements in peripheral circuit element regions is eliminated. The semiconductor device includes: a first region including memory cells; a second region 10 including a functional circuit; cell capacitors formed in the first region; and compensation capacitance elements 36 to 38 formed in the second region 10, wherein the compensation capacitance elements 36 to 38 each include a lower electrode 36, a capacitance insulating film 37, and an upper electrode 38, the lower electrode 36, capacitance insulating film 37, and upper electrode 38 being the same as those of the cell capacitors, and wherein the compensation capacitance elements are formed over an upper layer of the second region 10 excluding upper layer portions of drain diffusion layers 44, 46 or gate electrodes 32 of transistors in the functional circuit.Type: GrantFiled: September 1, 2009Date of Patent: February 28, 2012Assignee: Renesas Electronics CorporationInventor: Hiroaki Mizushima
-
Patent number: 8124491Abstract: Disclosed is a container capacitor structure and method of constructing it. An etch mask and etch are used to expose portions of an exterior surface of electrode (“bottom electrodes”) of the container capacitor structure. The etch provides a recess between proximal pairs of container capacitor structures, which recess is available for forming additional capacitance. Accordingly, a capacitor dielectric and a top electrode are formed on and adjacent to, respectively, both an interior surface and portions of the exterior surface of the first electrode. Advantageously, surface area common to both the first electrode and second electrodes is increased over using only the interior surface, which provides additional capacitance without a decrease in spacing for clearing portions of the capacitor dielectric and the second electrode away from a contact hole location.Type: GrantFiled: August 25, 2009Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventors: D. Mark Durcan, Trung T. Doan, Roger R. Lee, Fernando Gonzalez
-
Patent number: 8125830Abstract: Electrically erasable programmable “read-only” memory (EEPROM) cells in an integrated circuit, and formed by a single polysilicon level. The EEPROM cell consists of a coupling capacitor and a combined read transistor and tunneling capacitor. The capacitance of the coupling capacitor is much larger than that of the tunneling capacitor. In one embodiment, field oxide isolation structures isolate the devices from one another; a lightly-doped region at the source of the read transistor improves breakdown voltage performance. In another embodiment, trench isolation structures and a buried oxide layer surround the well regions at which the coupling capacitor and combined read transistor and tunneling capacitor are formed.Type: GrantFiled: January 11, 2011Date of Patent: February 28, 2012Assignee: Texas Instruments IncorporatedInventors: Xiaoju Wu, Jozef Czeslaw Mitros
-
Patent number: 8120082Abstract: Disclosed relates to a ferroelectric memory device that is manufactured easily, operates at low voltage and has excellent data preservation period, and a method of manufacturing the same. In the present invention, a ferroelectric layer 60 is formed on a part corresponding to a channel region 4 on the silicon substrate 1. The ferroelectric layer 60 made of an organic material such as PVDF, etc. shows polarization characteristics at low voltage below 1V, and such polarization characteristics continue over a specific time period, not changed as time goes by. Accordingly, it is possible to manufacture a ferroelectric memory device that operates at low voltage and is manufactured with a simplified structure in a simplified method.Type: GrantFiled: September 7, 2006Date of Patent: February 21, 2012Assignee: University of Seoul, Foundation of Industry-Academic CooperationInventor: Byung-Eun Park
-
Patent number: 8120084Abstract: Described is a modulatable injection barrier and a semiconductor element comprising same. More particularly, the invention relates to a two-terminal, non-volatile programmable resistor. Such a resistor can be applied in non-volatile memory devices, and as an active switch e.g. in displays. The device comprises, in between electrode layers, a storage layer comprising a blend of a ferro-electric material and a semiconductor material. Preferably both materials in the blend are polymers.Type: GrantFiled: May 22, 2008Date of Patent: February 21, 2012Assignee: Rijksuniversiteit GroningenInventors: Paulus Wilhelmus Maria Blom, Bert de Boer, Kamal Asadi
-
Publication number: 20120039131Abstract: A low-voltage EEPROM array, which has a plurality of parallel bit lines, parallel word lines and parallel common source lines is disclosed. The bit lines include a first bit line. The word lines include a first word line and a second word line. The common source lines include a first common source line and a second common source line. The low-voltage EEPROM array also has a plurality of sub-memory arrays. Each sub-memory array includes a first memory cell and a second memory cell. The first memory cell connects with the first bit line, the first common source line and the first word line. The second memory cell connects with the first bit line, the second common source line and the second word line. The first and second memory cells are symmetrical and arranged between the first and second common source lines.Type: ApplicationFiled: August 12, 2010Publication date: February 16, 2012Applicant: YIELD MICROELECTRONICS CORP.Inventors: HSIN-CHANG LIN, CHIA-HAO TAI, YANG-SEN YEN, MING-TSANG YANG, YA-TING FAN
-
Publication number: 20120032243Abstract: According to one embodiment, a semiconductor device includes at least one semiconductor region provided in a semiconductor substrate, and a capacitor group including a plurality of capacitors provided in the semiconductor region, each capacitor including a capacitor insulating film provided on the semiconductor region, a capacitor electrode provided on the capacitor insulating film, and at least one diffusion layer provided in the semiconductor region adjacent to the capacitor electrode.Type: ApplicationFiled: March 21, 2011Publication date: February 9, 2012Inventors: Hiroyuki KUTSUKAKE, Yoshiko Kato, Yoshihisa Watanabe, Koichi Fukuda, Kazunori Masuda
-
Publication number: 20120025287Abstract: A memory cell (100) comprising a transistor, the transistor comprising a substrate (101), a first source/drain region (102), a second source/drain region (112), a gate (104) and a gate insulating layer (103) positioned between the substrate (101) and the gate (104), wherein the gate insulating layer (103) is in a direct contact with the substrate (101) and comprises charge traps (131) distributed over an entire volume of the gate insulating layer (101).Type: ApplicationFiled: April 19, 2010Publication date: February 2, 2012Inventor: Dusan Golubovic
-
Patent number: 8093631Abstract: A non-volatile memory device and a method for fabricating the same are provided. The method includes: forming a gate structure on a substrate, the gate structure including a first insulation layer, a first electrode layer for a floating gate and a second insulation layer; forming a third insulation layer on the gate structure covering predetermined regions of the substrate adjacent to the gate structure; and forming a second electrode layer for a control gate on the third insulation layer disposed on sidewalls of the gate structure and the predetermined regions of the substrate.Type: GrantFiled: August 11, 2008Date of Patent: January 10, 2012Assignee: Magnachip Semiconductor, Ltd.Inventor: Yong-Sik Jeong
-
Publication number: 20110316060Abstract: An electronic device can include a nonvolatile memory cell that includes a capacitor, a tunnel structure, a state transistor, and an access transistor. In an embodiment, the capacitor and tunnel structure can include upper electrodes, wherein the upper electrode of the capacitor has a first conductivity type, and the upper electrode of the tunnel structure includes at least a portion that has a second conductivity type opposite the first conductivity type. In another embodiment, a process of forming the nonvolatile memory is performed using a single poly process. In a further embodiment, charge carriers can tunnel through a gate dielectric layer of the state transistor during programming and tunnel through a tunnel dielectric of the tunnel transistor during erasing.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Inventors: Thierry Coffi Herve Yao, Gregory James Scott
-
Patent number: 8084830Abstract: The memory cell is located at respective intersections between the first wirings and the second wirings. Each of the memory cells has a rectifier element and a variable resistance element connected in series. The rectifier element includes a p type first semiconductor region, and a n type second semiconductor region. The first semiconductor region is formed of, at least in part, silicon-germanium mixture (Si1-xGex (0<x<=1)). The second semiconductor region is formed of silicon (Si).Type: GrantFiled: September 9, 2009Date of Patent: December 27, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Kanno, Kenichi Murooka, Jun Hirota, Hideyuki Tabata
-
Patent number: 8084789Abstract: A phase change memory includes a memory element and a selection element. The memory element is embedded in a dielectric and includes a resistive element having at least one sublithographic dimension and a storage region in contact with the resistive element. The selection element includes a chalcogenic material embedded in a dielectric. The chalcogenic material and the storage region are part of a stack having a common etched edge.Type: GrantFiled: February 4, 2010Date of Patent: December 27, 2011Assignee: Ovonyx, Inc.Inventors: Fabio Pellizzer, Agostino Pirovano
-
Publication number: 20110305084Abstract: A non-volatile memory device includes; a first well having a first impurity concentration formed in a first region of a semiconductor substrate, a second well having a second impurity concentration different from the first impurity concentration formed in a second region of the semiconductor substrate, an access transistor with floating gate formed on the first region, and a control Metal Oxide Semiconductor (MOS) capacitor with one electrode formed on the second region.Type: ApplicationFiled: March 17, 2011Publication date: December 15, 2011Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Myoung-Kyu PARK
-
Publication number: 20110299337Abstract: An ISFET includes a control gate coupled to a floating gate in a CMOS device. The control gate, for example, a poly-to-well capacitor, is configured to receive a bias voltage and effect movement of a trapped charge between the control gate and the floating gate. The threshold voltage of the ISFET can therefore by trimmed to a predetermined value, thereby storing the trim information (the amount of trapped charge in the floating gate) within the ISFET itself.Type: ApplicationFiled: June 4, 2010Publication date: December 8, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Patrice M. Parris, Weize Chen, Richard J. De Souza, Md M. Hoque, John M. McKenna
-
Publication number: 20110298028Abstract: Embodiments of a dielectric layer containing a hafnium tantalum titanium oxide film structured as one or more monolayers include the dielectric layer disposed in an integrated circuit. Embodiments of methods of fabricating such a dielectric layer provide a dielectric layer for use in a variety of electronic devices. An embodiment may include forming hafnium tantalum titanium oxide film using a monolayer or partial monolayer sequencing process such as atomic layer deposition.Type: ApplicationFiled: August 12, 2011Publication date: December 8, 2011Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 8071396Abstract: An embedded memory required for a high performance, multifunction SOC, and a method of fabricating the same are provided. The memory includes a bipolar transistor, a phase-change memory device and a MOS transistor, adjacent and electrically connected, on a substrate. The bipolar transistor includes a base composed of SiGe disposed on a collector. The phase-change memory device has a phase-change material layer which is changed from an amorphous state to a crystalline state by a current, and a heating layer composed of SiGe that contacts the lower surface of the phase-change material layer.Type: GrantFiled: November 9, 2010Date of Patent: December 6, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Seung-Yun Lee, Sangouk Ryu, Sung Min Yoon, Young Sam Park, Kyu-Jeong Choi, Nam-Yeal Lee, Byoung-Gon Yu
-
Patent number: 8071971Abstract: Embodiments relate to a semiconductor device, and more particularly, to a semiconductor device and a manufacturing method thereof that can reduce RC delay within the semiconductor device. Embodiments provide a semiconductor device including: a first interlayer dielectric layer formed over the a semiconductor substrate, a first metal wire and a second metal wire formed over the first interlayer dielectric layer, a second interlayer dielectric layer formed over the first and second metal wires, and a phase change material layer formed between the first and second metal wires.Type: GrantFiled: October 29, 2009Date of Patent: December 6, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Byung-Ho Lee
-
Patent number: 8072077Abstract: Disclosed herein is a semiconductor memory device for reducing a junction resistance and increasing amount of current throughout the unit cell. A semiconductor memory device comprises plural unit cells, each coupled to contacts formed in different shape at both sides of a word line in a cell array.Type: GrantFiled: December 29, 2008Date of Patent: December 6, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang Min Hwang
-
Patent number: 8067289Abstract: A semiconductor device and a method of manufacturing a semiconductor device. A semiconductor device may include an epitaxial layer over a semiconductor substrate, a first well region over a epitaxial layer, a first isolation layer and/or a third isolation layer at opposite sides of said first well region and/or a second isolation layer over a first well region between first and third isolation layers. A semiconductor device may include a gate over a second isolation layer. A semiconductor device may include a second well region over a first well region between a third isolation layer and a gate, a first ion-implanted region over a second well region between a third isolation layer and a gate, and/or a second ion-implanted region between a first ion-implanted region and a gate. A semiconductor device may include an accumulation channel between a second well region and a gate.Type: GrantFiled: December 2, 2009Date of Patent: November 29, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Il-Yong Park
-
Patent number: 8067792Abstract: One embodiment of the present invention relates to a memory cell. The memory cell includes a multi-gate field effect transistor associated with a first region of a semiconductor fin. The memory cell also includes a fin capacitor coupled to a drain of the multi-gate field effect transistor and associated with a second region of the semiconductor fin, where the fin capacitor has an approximately degenerate doping concentration in the second region. Other devices and methods are also disclosed.Type: GrantFiled: September 4, 2009Date of Patent: November 29, 2011Assignee: Texas Instruments IncorporatedInventors: Weize Xiong, Andrew Marshall, Cloves R. Cleavelin, Howard L. Tigelaar
-
Patent number: 8063425Abstract: A semiconductor device capable of reducing a thickness, an electronic product employing the same, and a method of fabricating the same are provided. The method of fabricating a semiconductor device includes preparing a semiconductor substrate having first and second active regions. A first transistor in the first active region includes a first gate pattern and first impurity regions. A second transistor the second active region includes a second gate pattern and second impurity regions. A first conductive pattern is on the first transistor, wherein at least a part of the first conductive pattern is disposed at a same distance from an upper surface of the semiconductor substrate as at least a part of the second gate pattern. The first conductive pattern may be formed on the first transistor while the second transistor is formed.Type: GrantFiled: September 18, 2008Date of Patent: November 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Ik Kim, Yong-Il Kim
-
Patent number: 8058702Abstract: A phase change memory cell is disclosed, including a first electrode and a second electrode, and a plurality of recording layers disposed between the first and second electrodes. The phase of an active region of each of the recording layers can be changed to a crystalline state or an amorphous state by current pulse control and hence respectively has crystalline resistance or amorphous resistance. At least two of the recording layers have different dimensions such that different combinations of the crystalline and amorphous resistance result in at least three different effective resistance values between the first and second electrodes. The phase change memory cell can be realized with the same material of the recording layers and thus can be fabricated with simple and currently developed CMOS fabrication process technologies. Furthermore, the phase change memory is easy to control due to large current programming intervals.Type: GrantFiled: October 26, 2006Date of Patent: November 15, 2011Assignees: Nanya Technology Corporation, Winbond Electronics Corp.Inventor: Te-Sheng Chao
-
Publication number: 20110272752Abstract: To provide a semiconductor device having a memory element, and which is manufactured by a simplified manufacturing process. A method of manufacturing a semiconductor device includes, forming a first insulating film to cover a first semiconductor film and a second semiconductor film; forming a first conductive film and a second conductive film over the first semiconductor film and the second semiconductor film, respectively, with the first insulating film interposed therebetween; forming a second insulating film to cover the first conductive film; forming a third conductive film selectively over the first conductive film which is formed over the first semiconductor film, with the second insulating film interposed therebetween, and doping the first semiconductor film with an impurity element with the third conductive film serving as a mask and doping the second semiconductor film with the impurity element through the second conductive film.Type: ApplicationFiled: July 19, 2011Publication date: November 10, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yoshinobu ASAMI
-
Patent number: 8050066Abstract: The present invention aims to enhance the reliability of a semiconductor device having first through fourth capacitive elements. The first through fourth capacitive elements are disposed over a semiconductor substrate. A series circuit of the first and second capacitive elements and a series circuit of the third and fourth capacitive elements are coupled in parallel between first and second potentials. Lower electrodes of the first and third capacitive elements are respectively formed by a common conductor pattern and coupled to the first potential. Lower electrodes of the second and fourth capacitive elements are respectively formed by a conductor pattern of the same layer as the above conductor pattern and coupled to the second potential. Upper electrodes of the first and second capacitive elements are respectively formed by a common conductor pattern and brought to a floating potential.Type: GrantFiled: April 11, 2008Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventors: Keiichi Haraguchi, Toshikazu Matsui, Satoshi Kamei, Hisanori Ito
-
Publication number: 20110260228Abstract: The performances of a semiconductor device are improved. Between a memory gate electrode and a p type well, and between a control gate electrode and the memory gate electrode of a split gate type nonvolatile memory, an insulation film having a charge accumulation layer therein is formed. The insulation film includes a lamination film of a silicon oxide film, a silicon nitride film formed thereover, another silicon oxide film formed thereover, and an insulation film formed thereover, and thinner than the upper silicon oxide film. The insulation film is in contact with the memory gate electrode including polysilicon. The insulation film is formed of a metal compound containing at least one of Hf, Zr, Al, Ta, and La, and hence can cause Fermi pinning, and has a high dielectric constant.Type: ApplicationFiled: April 25, 2011Publication date: October 27, 2011Inventor: Yoshiyuki KAWASHIMA
-
Patent number: 8044489Abstract: A semiconductor device having a phase-change memory cell comprises an interlayer dielectric film formed of, for example, SiOF formed on a select transistor formed on a main surface of a semiconductor substrate, a chalcogenide material layer formed of, for example, GeSbTe extending on the interlayer dielectric film, and a top electrode formed on the chalcogenide material layer. A fluorine concentration in an interface between the interlayer dielectric film and the chalcogenide material layer is higher than a fluorine concentration in an interface between the chalcogenide material layer and the top electrode.Type: GrantFiled: February 28, 2006Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventor: Yuichi Matsui
-
Publication number: 20110255348Abstract: A Non-Volatile Memory (NVM) cell and programming method in which the cell can denote at least two logic levels (e.g., 0 and 1) and includes a read-transistor with a floating gate and a Band-To-Band-Tunneling device (BTBT device) sharing the floating gate with the read transistor. The BTBT device is configured as an injection device for injecting a first charge onto the floating gate when the BTBT device is biased so that it is in accumulation, to set at least one of the logic levels.Type: ApplicationFiled: June 10, 2011Publication date: October 20, 2011Applicant: SYNOPSYS, INC.Inventor: Andrew E. Horch
-
Patent number: 8039884Abstract: A semiconductor device includes: a ferroelectric capacitor including a first electrode provided above a substrate, a ferroelectric film provided on the first electrode and a second electrode provided on the ferroelectric film; a hydrogen barrier film that covers a top surface and a side surface of the ferroelectric capacitor; an interlayer dielectric film that covers the ferroelectric capacitor and the substrate; a contact hole that penetrates the interlayer dielectric film and the hydrogen barrier film and exposes the second electrode; a barrier metal that covers a top surface of the second electrode exposed in the contact hole and an inner wall surface of the contact hole and is composed of a conductive material having hydrogen barrier property; and a plug conductive section that is embedded in the contact hole and conductively connects to the barrier metal, wherein the inner wall surface of the contact hole at the hydrogen barrier film includes a concave curved surface facing the interior of the contact hoType: GrantFiled: August 15, 2008Date of Patent: October 18, 2011Assignee: Seiko Epson CorporationInventor: Takafumi Noda
-
Publication number: 20110249500Abstract: A nonvolatile memory device includes a unit cell with a transistor and a capacitor. The transistor is disposed on a substrate having a tunneling region and a channel region and includes a floating gate crossing both the tunneling region and the channel region. The capacitor is coupled to the floating gate.Type: ApplicationFiled: December 2, 2010Publication date: October 13, 2011Inventor: Jae-han Cha
-
Patent number: 8030656Abstract: A pixel includes an organic light emitting diode, a first transistor having a source coupled to a first power source, a control gate coupled to a first node, and a drain coupled to a second node, wherein the first transistor includes a floating gate and an insulating layer between the floating gate and the control gate, a second transistor having a source coupled to a data line, a drain coupled to the first node, and a gate coupled to a scan line, a third transistor having a source coupled to the second node, a drain coupled to the organic light emitting diode, and a gate coupled to one of a light emitting control line and the scan line, and a capacitor coupled between the first power source and the first node.Type: GrantFiled: June 20, 2008Date of Patent: October 4, 2011Assignee: Samsung Mobile Display Co., Ltd.Inventor: Kyung-hoon Chung
-
Publication number: 20110233631Abstract: A vertically stacked fusion semiconductor device includes a channel portion which extends in a first direction with respect to a surface of a semiconductor layer, a common source line which extends in a second direction different from the first direction and is electrically connected to the channel portion, a first gate structure which is electrically connected to the common source line via the channel portion and a second gate structure which is electrically connected to the common source line via the channel portion and is on an opposite side of the common source line to the first gate structure.Type: ApplicationFiled: March 23, 2011Publication date: September 29, 2011Inventors: Yong-hoon SON, Ki-hyun Hwang
-
Publication number: 20110210385Abstract: A non-volatile semiconductor device, a programmable memory device, a capacitor and a metal oxide semiconductor are disclosed, wherein the non-volatile semiconductor device includes a gate dielectric layer, a floating gate, a coupling gate, a source and a drain. The gate dielectric layer is formed on a semiconductor substrate. The floating gate is formed on the gate dielectric layer. The source and the drain are formed in the semiconductor substrate and are disposed at opposing sides of the floating gate. The coupling gate consists essentially of a capacitor dielectric layer and a contact plug, where the capacitor dielectric layer is formed on the floating gate, and the contact plug is formed on the capacitor dielectric layer.Type: ApplicationFiled: December 21, 2010Publication date: September 1, 2011Inventors: Chrong-Jung LIN, Ya-Chin KING
-
Patent number: 7999297Abstract: A semiconductor device having transistors formed on different layers of a stack structure includes a stacked capacitor cluster, wherein a stacked capacitor of the stacked capacitor cluster includes an insulation layer of a transistor of the semiconductor device, and at least a first conduction layer and a second conduction layer disposed above and below the insulation layer, wherein the stacked capacitor is a decoupling capacitor of the stacked capacitor cluster connected in parallel between a first line and a second line.Type: GrantFiled: March 8, 2006Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Hyang-Ja Yang